



Systems Thinking

Modularization-2:

Instruction Set, Instruction Pipeline, Software Stack
指令集、指令流水线、软件栈

zxu@ict.ac.cn

zhangjialin@ict.ac.cn

Outline

- What is systems thinking?
- Three objectives of systems thinking
- Abstraction
- Modularization
 - Modularization and modules
 - Combinational circuits
 - Sequential circuits
 - **Instruction Set and Instruction Pipeline**
 - Design a simple instruction set
 - Executing instructions by an instruction pipeline
 - Software Stack
- Seamless transition

These slides acknowledge sources for additional data not cited in the textbook

4.4 Instruction set and instruction pipeline

- 1-minute quiz
 - Q1: **Combinational circuits vs. Boolean expressions**
What are the relationships between combinational circuits and Boolean expressions?
 - 一个输入一个输出的组合电路有多少个（等价的组合电路算一个）？
 - $4 \text{ 个} = 2^{2^1}$
 - N 个输入一个输出的组合电路有多少个（等价的组合电路算一个）？
 - 2^{2^N}
 - 一个输入一个输出的时序电路有多少个（等价的时序电路算一个）？
 - 无穷多个

4.4 Instruction set and instruction pipeline

- 1-minute quiz
 - Q1: **Combinational circuits vs. Boolean expressions**
What are the relationships between combinational circuits and Boolean expressions?
 - A1: Combinational circuits are equivalent to and implement Boolean expressions

4.4 Instruction set and instruction pipeline

- 1-minute quiz
 - Q1: **Combinational circuits vs. Boolean expressions**
What are the relationships between combinational circuits and Boolean expressions?
 - A1: Combinational circuits are equivalent to and implement Boolean expressions 组合电路 等价于且实现 布尔表达式
- Remarks
 - For any combinational circuit, there is an equivalent Boolean expression
 - And vice versa
 - Here, equivalence means they both have the same truth table 等价：有相同真值表
 - A combinational circuit implements a Boolean expression
 - By a logic diagram of gates
组合电路（即无反馈连接的门电路）实现布尔表达式

4.4 Instruction set and instruction pipeline


- 1-minute quiz
 - Q2: Sequential circuits vs. automata
What are the relationships between sequential circuits and automata?

4.4 Instruction set and instruction pipeline

- 1-minute quiz
 - Q2: Sequential circuits vs. automata
What are the relationships between sequential circuits and automata?
 - A2: Sequential circuits are equivalent to and implement automata

4.4 Instruction set and instruction pipeline

- 1-minute quiz
 - Q2: **Sequential circuits vs. automata**
What are the relationships between sequential circuits and automata?
 - A2: Sequential circuits are equivalent to and implement automata
- Remarks
 - For any sequential circuit, there is an equivalent automaton
 - And vice versa
 - Here, equivalence means they both have the same state transition table and initial conditions
 - A sequential circuit implements an automaton
 - By a logic diagram of a state circuit and two combinational circuits



4.4 Instruction set and instruction pipeline

- Automata (sequential circuits) are basic concepts, widely used in computers and application systems
- A processor (CPU) is implemented as a group of sequential circuits
 - Instruction pipeline is the basic hardware abstraction to execute instructions
 - Each stage of the instruction pipeline is a sequential circuit

处理器的核心是指令流水线

指令流水线的每一级是一个时序电路

- Example 例子：三级指令流水线

- The 3-stage instruction pipeline (when executing instruction MOV 0, R1)

- **Instruction Fetch (IF)** stage: $IR \leftarrow M[PC]$


- Fetch an instruction from the memory cell $M[PC]$ to the Instruction Register of CPU

- **Instruction Decode (ID)**: Control Signals = $Decode(IR)$

- Decode the instruction to generate control signals

- **Instruction Execute (EX)**: $R1 \leftarrow 0; PC \leftarrow PC+1$

- Execute the instruction according to the control signals, and increment PC



A 3-stage instruction pipeline is implemented as 3 sequential circuits


取指 (IF)

译码 (ID)

执行 (EX)

4.4 Instruction set and instruction pipeline

- Automata (sequential circuits) are basic concepts, widely used in computers and application systems
- A processor (CPU) is implemented as a group of sequential circuits
 - Instruction pipeline is the basic hardware abstraction to execute instructions
 - Each stage of the instruction pipeline is a sequential circuit
- Example
 - The 3-stage instruction pipeline (when executing instruction MOV 0, R1)
 - Instruction Fetch (IF) stage: $IR \leftarrow M[PC]$
 - Fetch an instruction from the memory cell $M[PC]$ to the Instruction Register of CPU
 - Instruction Decode (ID): Control Signals = $Decode(IR)$
 - Decode the instruction to generate control signals
 - Instruction Execute (EX): $R1 \leftarrow 0; PC \leftarrow PC+1$
 - Execute the instruction according to the control signals, and increment PC



A 3-stage instruction pipeline is implemented as 3 sequential circuits
Practical CPUs have 5~31 pipeline stages

真实处理器的指令流水线有5~31级

4.4.1 Design the instruction set of FC

设计斐波那契计算机的指令集

- The Fibonacci Computer (FC) executes only the following code (shown in both Go and assembly language notations)
 - Recall Section 2.3 in textbook 继续教科书2.3节内容

fib[0] = 0	MOV 0, R1	
fib[1] = 1	MOV R1, M[R0]	//R0=12 initially
for i := 2; i < 51; i++ {	MOV 1, R1	
fib[i] = fib[i-1] + fib[i-2]	MOV R1, M[R0+8]	
	MOV 2, R2	// i:=2
	MOV 0, R1	// label Loop
	ADD M[R0+R2*8-16], R1	
	ADD M[R0+R2*8-8], R1	
	MOV R1, M[R0+R2*8-0]	
	INC R2	// i++
	CMP 51, R2	// i < 51?
}	JL Loop	// if Yes, goto Loop

- Design an instruction set for FC
 - Any instruction consists of an opcode and one or more operands
 - E.g., **opcode operand operand** 每条指令包含一个**操作码**和若干**操作数**
 - In mnemonics, e.g., **MOV 0, R1** 汇编语言记号表达
 - In binary, e.g., **000 000000 01** 二进制表达

Design Process

- FC has a memory and five registers
确定（可见的）存储器与寄存器
 - **FLAGS:** CPU status register 状态寄存器
 - Holding status value of instruction execution, such as if the result is overflow, zero, less than, etc.
 - Only “less than” is used in this example
 - **PC:** program counter 程序计数器
 - Holding the address of the next instruction to be executed
 - **R0, R1, and R2:** general purpose registers 三个通用寄存器
 - Holding operands of instructions
- Determine the types of instructions and decide the opcodes 确定操作码
 - Merge similar instructions into a type
 - E.g., There are three distinct instructions moving an immediate value to a register
 - MOV 0, R1; MOV 1, R1; MOV 2, R2
 - They belong to one type of instruction

```
fib[0] = 0          MOV 0, R1  
fib[1] = 1          MOV R1, M[R0]  
for i := 2; i < 51; i++ {  
    fib[i] = fib[i-1] + fib[i-2]  
    MOV 1, R1  
    MOV R1, M[R0+8]  
    MOV 2, R2  
    MOV 0, R1      // Loop  
    ADD M[R0+R2*8-16], R1  
    ADD M[R0+R2*8-8], R1  
    MOV R1, M[R0+R2*8-0]  
    INC R2  
    CMP 51, R2  
    JL Loop  
}
```

Design Process

- FC has a memory and five registers
 - FLAGS, PC, R0, R1, and R2
- Determine the types of instructions and decide the opcodes (one for a type)
 - Merge similar instructions into a type
合并同类指令, 如 MOV 0, R1; MOV 1, R1; MOV 2, R2
 - E.g., 3 instructions move an immediate value to a register
 - MOV 0, R1; MOV 1, R1; MOV 2, R2
 - They belong to one type of instruction
- There are six types of instructions, needing 3 bits to specify
6种指令, 需要3比特操作码

```
fib[0] = 0
MOV 0, R1
fib[1] = 1
MOV 1, R1
for i := 2; i < 51; i++ {
    fib[i] = fib[i-1] + fib[i-2]
    MOV 2, R2
}
MOV 0, R1      // Loop
ADD M[R0+R2*8-16], R1
ADD M[R0+R2*8-8], R1
MOV R1, M[R0+R2*8-0]
INC R2
CMP 51, R2
JL Loop
```

Instruction Type	Opcode	Semantics 指令语义
MOV to Register	000	Assign an immediate value to a register
MOV to Memory	001	Assign the content of a register to M[Address]
ADD	010	R1 + M[Address] → R1
INC	011	R + 1 → R (R is a register)
CMP	100	Compare to a value, assign the result to FLAGS
JL	101	If FLAGS is '<' (less than), Loop → PC

Design Process

- FC has a memory and five registers
 - FLAGS, PC, R0, R1, and R2
- Determine the types of instructions and decide the opcodes
 - Merge similar instructions into a type
 - E.g., 3 instructions move an immediate value to a register
 - MOV 0, R1; MOV 1, R1; MOV 2, R2
 - They belong to one type of instruction
- There are six types of instructions

```

fib[0] = 0
fib[1] = 1
for i := 2; i < 51; i++ {
    fib[i] = fib[i-1] + fib[i-2]
}
MOV 0, R1
MOV R1, M[R0] ✓
MOV 1, R1
MOV R1, M[R0+8] ✓
MOV 2, R2
MOV 0, R1 // Loop
ADD M[R0+R2*8-16], R1
ADD M[R0+R2*8-8], R1
MOV R1, M[R0+R2*8-0] ✓
INC R2
CMP 51, R2
JL Loop

```

Instruction Type	Opcode	Semantics
MOV to Register	000	Assign an immediate value to a register
MOV to Memory	001	Assign the content of a register to M[Address]
ADD	010	R1 + M[Address] → R1
INC	011	R + 1 → R (R is a register)
CMP	100	Compare to a value, assign the result to FLAGS
JL	101	If FLAGS is '<' (less than), Loop → PC

Design Process

- FC has a memory and five registers
 - FLAGS, PC, R0, R1, and R2
- Determine the types of instructions and decide the opcodes
 - Merge similar instructions into a type
 - E.g., 3 instructions move an immediate value to a register
 - MOV 0, R1; MOV 1, R1; MOV 2, R2
 - They belong to one type of instruction
- There are six types of instructions

```
fib[0] = 0
fib[1] = 1
for i := 2; i < 51; i++ {
    fib[i] = fib[i-1] + fib[i-2]
}
MOV 0, R1
MOV R1, M[R0] ✓
MOV 1, R1
MOV R1, M[R0+8] ✓
MOV 2, R2
MOV 0, R1 // Loop
ADD M[R0+R2*8-16], R1✓
ADD M[R0+R2*8-8], R1✓
MOV R1, M[R0+R2*8-0] ✓
INC R2
CMP 51, R2
JL Loop
```

Instruction Type	Opcode	Semantics
MOV to Register	000	Assign an immediate value to a register
MOV to Memory	001	Assign the content of a register to M[Address]
ADD	010	R1 + M[Address] → R1
INC	011	R + 1 → R (R is a register)
CMP	100	Compare to a value, assign the result to FLAGS
JL	101	If FLAGS is '<' (less than), Loop → PC

Design Process

- FC has a memory and five registers
 - FLAGS, PC, R0, R1, and R2
- Determine the types of instructions and decide the opcodes
 - Merge similar instructions into a type
 - E.g., 3 instructions move an immediate value to a register
 - MOV 0, R1; MOV 1, R1; MOV 2, R2
 - They belong to one type of instruction
- There are six types of instructions

```
fib[0] = 0
fib[1] = 1
for i := 2; i < 51; i++ {
    fib[i] = fib[i-1] + fib[i-2]
}
MOV 0, R1
MOV R1, M[R0] ✓
MOV 1, R1
MOV R1, M[R0+8] ✓
MOV 2, R2
MOV 0, R1 // Loop
ADD M[R0+R2*8-16], R1✓
ADD M[R0+R2*8-8], R1✓
MOV R1, M[R0+R2*8-0] ✓
INC R2 ✓
CMP 51, R2
JL Loop
```

Instruction Type	Opcode	Semantics
MOV to Register	000	Assign an immediate value to a register
MOV to Memory	001	Assign the content of a register to M[Address]
ADD	010	R1 + M[Address] → R1
INC	011	R + 1 → R (R is a register)
CMP	100	Compare to a value, assign the result to FLAGS
JL	101	If FLAGS is '<' (less than), Loop → PC

Design Process

- FC has a memory and five registers
 - FLAGS, PC, R0, R1, and R2
- Determine the types of instructions and decide the opcodes
 - Merge similar instructions into a type
 - E.g., 3 instructions move an immediate value to a register
 - MOV 0, R1; MOV 1, R1; MOV 2, R2
 - They belong to one type of instruction
- There are six types of instructions

```

fib[0] = 0
fib[1] = 1
for i := 2; i < 51; i++ {
    fib[i] = fib[i-1] + fib[i-2]
}
MOV 0, R1
MOV R1, M[R0] ✓
MOV 1, R1
MOV R1, M[R0+8] ✓
MOV 2, R2
MOV 0, R1 // Loop
ADD M[R0+R2*8-16], R1✓
ADD M[R0+R2*8-8], R1✓
MOV R1, M[R0+R2*8-0] ✓
INC R2 ✓
CMP 51, R2 ✓
JL Loop

```

Instruction Type	Opcode	Semantics
MOV to Register	000	Assign an immediate value to a register
MOV to Memory	001	Assign the content of a register to M[Address]
ADD	010	R1 + M[Address] → R1
INC	011	R + 1 → R (R is a register)
CMP	100	Compare to a value, assign the result to FLAGS
JL	101	If FLAGS is '<' (less than), Loop → PC

Design Process

- FC has a memory and five registers
 - FLAGS, PC, R0, R1, and R2
- Determine the types of instructions and decide the opcodes
 - Merge similar instructions into a type
 - E.g., 3 instructions move an immediate value to a register
 - MOV 0, R1; MOV 1, R1; MOV 2, R2
 - They belong to one type of instruction
- There are six types of instructions

```

fib[0] = 0
fib[1] = 1
for i := 2; i < 51; i++ {
    fib[i] = fib[i-1] + fib[i-2]
}
MOV 0, R1
MOV R1, M[R0] ✓
MOV 1, R1
MOV R1, M[R0+8] ✓
MOV 2, R2
MOV 0, R1 // Loop
ADD M[R0+R2*8-16], R1✓
ADD M[R0+R2*8-8], R1✓
MOV R1, M[R0+R2*8-0] ✓
INC R2 ✓
CMP 51, R2 ✓
JL Loop ✓

```

Instruction Type	Opcode	Semantics
MOV to Register	000	Assign an immediate value to a register
MOV to Memory	001	Assign the content of a register to M[Address]
ADD	010	R1 + M[Address] → R1
INC	011	R + 1 → R (R is a register)
CMP	100	Compare to a value, assign the result to FLAGS
JL	101	If FLAGS is '<' (less than), Loop → PC

Design Process

- FC has a memory and five registers
 - FLAGS, PC, R0, R1, and R2
- Determine the types of instructions and decide the opcodes
- For each opcode, determine its operands 确定操作数
 - Assuming the instruction length = 11 bits
 - There are 3 data registers, needing 2 bits
 - Leave 6 bits for immediate value
 - The base+index+offset mode
 - Address = $R0 + R2 \cdot I + J$, where $R0, R2$ are fixed
 $I = 0, 1, 2, 4, 8$
 $J = 0, \pm 4, \pm 8, \pm 16$
 - $5 \times 7 = 35$ possible (I, J) pairs
 - $35 < 2^6$, 6 bits are enough

```

fib[0] = 0
fib[1] = 1
for i := 2; i < 51; i++ {
    fib[i] = fib[i-1] + fib[i-2]
}
MOV 0, R1
MOV R1, M[R0]
MOV 1, R1
MOV R1, M[R0+8]
MOV 2, R2
MOV 0, R1 // Loop
ADD M[R0+R2*8-16], R1
ADD M[R0+R2*8-8], R1
MOV R1, M[R0+R2*8-0]
INC R2
CMP 51, R2
JL Loop
  
```

In practice, assume 8, 16, 32 or 64 bits

Opcode 3-bit	Operand 1 Immediate Value, 6-bit	Operand 2 Register, 2-bit	Instruction
000	000000	01	MOV 0, R1
000	000001	01	MOV 1, R1
000	000010	10	MOV 2, R2
011		10	INC R2
100	110011	10	CMP 51, R2
101	00000101		JL Loop

Opcode 3-bit	Operand 1 Memory Address, 6-bit	Operand 2 Register, 2-bit	Instruction
001	R0+R2*0+0	01	MOV R1, M[R0]
001	R0+R2*0+8	01	MOV R1, M[R0+8]
001	R0+R2*0-0	01	MOV R1, M[R0+R2*8-0]
010	R0+R2*8-8	01	ADD M[R0+R2*8-8], R1
010	R0+R2*8-16	01	ADD M[R0+R2*8-16], R1

4.4.2 Look inside a processor

指令在处理器内部是如何执行的？

- To see an example of executing instruction **MOV 0, R1**

- by a **3-stage instruction pipeline**

- Instruction Fetch (IF): $IR \leftarrow M[PC]$
- Instruction Decode (ID): Signals = Decode(IR)
- Instruction Execute (EX): $R1 \leftarrow 0; PC \leftarrow PC+1$

三级指令流水线

取指

译码


执行

- Internal components

not visible to user


需要关心内部部件（不可见）

- IR**: Instruction Register holding the instruction being executed
- MAR**: Memory Address Register, holding the memory address used
- MDR**: Memory Data Register, holding the data for a load or store
- Controller**: control circuit to generate control signals



Execution details


- Instruction Fetch (IF): $IR \leftarrow M[PC]$
 - Instruction Decode (ID): Signals = Decode(IR)
 - Instruction Execute (EX): $R1 \leftarrow 0; PC \leftarrow PC+1$
- IF stage (micro operations ①②③④) 取指



- Instruction Fetch (IF): $IR \leftarrow M[PC]$
- Instruction Decode (ID): Signals = Decode(IR)
- Instruction Execute (EX): $R1 \leftarrow 0; PC \leftarrow PC+1$


- IF stage (micro operations ①②③④)
- ID stage (micro operation ⑤)

取指
译码



译码：
控制器从
IR的当前
指令产生
控制信号

- Instruction Fetch (IF): $IR \leftarrow M[PC]$
- Instruction Decode (ID): Signals = Decode(IR)
- Instruction Execute (EX): $R1 \leftarrow 0; PC \leftarrow PC+1$
- IF stage (micro operations ①②③④) 取指
- ID stage (micro operation ⑤) 译码
- EX stage (micro operations ⑥⑦) 执行
- $0 \rightarrow R1; PC+1 \rightarrow PC$



执行：
控制信号驱动相关
部件，例如使能相
关**MUX**，执行指令
要求的操作
 $0 \rightarrow R1$
 $PC+1 \rightarrow PC$

4.5 Software Stack 软件栈

on a von Neumann Computer


- Software is organized as a layered structure, called **software stack**
 - Upper layers use lower layers, taking advantage of modularization and reuse
 - 上层重用下层的模块（抽象）
- Notes
 - Middleware: between application software and system software
 - Firmware stored in ROM (**why?**), e.g., BIOS (the Basic Input/Output System)
 - Software comes in **source code** form and **binary code** form

Software Type		Example		
Application Software 应用软件		Scientific computing, Business computing, Personal productivity software; fib.dp.go, myPage.html PDF, Search Engine, TikTok, WeChat		
Infrastructure Software 基础软件	Middleware 中间件	Databases, Web servers, Web Browsers	MySQL, HTML/CSS/JavaScript Nginx, WebServer.go Chrome, Safari	
	System Software 系统软件	Languages, Compilers, Interpreters	C, Go , Python Shell	
		Operating Systems	Linux , Android, iOS, Windows	
		Firmware	BIOS	
von Neumann Architecture				
Hardware				

回顾
Hoare体验：
系统不支持
递归，极难
表达快排

近期发展：
AI系统支持
张量处理

Students
use
software
in blue
and
create
software
in red



Take-Home Messages

- This lecture finishes the hardware design journey
 - Students should know the basics of designing a simple computer (FC, the Fibonacci computer)
 - from the gate level up to the instruction pipeline level
- Software stack
 - Students should know the main layers of software and give an example of software at each layer
 - Application software
 - Middleware
 - Compiler
 - Operating system
 - Firmware
 - An operating system is a piece of system software that
 - Provides reusable abstractions for programmers and users
 - Manages system resources