
### **Between Your Program and Hardware**



- Written in high-level language (HLL)
- System software
  - Compiler: translates HLL code to machine code
  - Operating System: service code
    - Handling input/output
    - Managing memory and storage
    - Scheduling tasks & sharing resources
- Hardware
  - Processor, memory, I/O controllers



## **Levels of Program Code**

- High-level language
  - Level of abstraction closer to problem domain
  - Provides for productivity and portability
- Assembly language
  - Textual representation of instructions
- Hardware representation
  - Binary digits (bits)
  - Encoded instructions and data

High-level language program (in C)


Assembly language program (for MIPS)

swap(int v[], int k)
{int temp;
 temp = v[k];
 v[k] = v[k+1];
 v[k+1] = temp;
}

Compiler

swap:

muli \$2, \$5,4
add \$2, \$4,\$2
lw \$15, 0(\$2)
lw \$16, 4(\$2)
sw \$16, 0(\$2)
sw \$15, 4(\$2)
ir \$31



Binary machine language program (for MIPS) 

## **Eight Great Ideas**

- Design for Moore's Law
- Use abstraction to simplify design
- Make the common case fast
- Performance via parallelism
- Performance via pipelining
- Performance via prediction
- Hierarchy of memories
- Dependability via redundancy




















#### **Moore's Law**



#### **Post Moore's Law**

- Moore's Law meant that the cost of transistors scaled down as technology scaled to smaller and smaller feature sizes.
  - And the resulting transistors resulted in increased single-task performance
- But single-task performance improvements hit a brick wall years ago...
- And now the newest, smallest fabrication processes <14nm, might have greater cost/ transistor!!!! So, why shrink????


#### **Abstraction**

High Level Language Program (e.g., C) Compiler Assembly Language Program (e.g., RISC-V) Assembler Machine Language Program (RISC-V) Machine Interpretation **Hardware Architecture Description** (e.g., block diagrams) Architecture Implementation **Logic Circuit Description** (Circuit Schematic Diagrams)

temp = v[k]; v[k] = v[k+1]; v[k+1] = temp;

Anything can be represented as a *number*, i.e., data or instructions

0000 1001 1100 0110 1010 1010 1010 1111 0101 1000 0000 1100 0110 1010 1111 0101 0101 1000 0000 1001 1100





# **Pipeline**

Time I	Time 2	Time 3	Time 4	Time 5	Time 6	Time 7	Time 8
Instruction fetch	Operand fetch	Execute	Operand store				
	Instruction fetch	Operand fetch	Execute	Operand store			
		Instruction fetch	Operand fetch	Execute	Operand store		
		#					
			Instruction fetch	Operand fetch	Execute	Operand store	
In time slot 3, instruction 1							
is in th and ins	is in the operand fetch phase, and instruction 3 is being fetched			Instruction fetch	Operand fetch	Execute	Operand store
	Instruction fetch In time is being is in th and ins	Instruction fetch  Instruction fetch  Instruction fetch  Instruction fetch	Instruction fetch  Instruction operand fetch  Instruction fetch  Instruction fetch  Instruction fetch  Instruction fetch  Instruction I is being executed, instruction 2 is in the operand fetch phase, and instruction 3 is being fetched	Instruction fetch  Instruction and fetch  Instruction and fetch  Instruction and fetch  Instruction and fetch phase, and instruction are and instruction and instruction are and instruction and instruction and instruction are and instruction and instruction and instruction are and instruction and instruction are and instruction and instruction are an are	Instruction fetch  Coperand fetch  Coperand store  Instruction fetch  Coperand	Instruction fetch  Coperand fetch  Coperand store  Instruction fetch  Coperand fetch  Coperand store  Instruction fetch  Coperand fetch  Coper	Instruction fetch  Operand fetch  Instruction fetch  Operand fetch  Operand fetch  Operand fetch  Instruction fetch  Operand fetch  Operand fetch  Operand fetch  Operand fetch  Operand fetch  Instruction operand fetch

#### **Parallelism**


- Raspberry Pi 4 B+
  - Quad core processor at 1.5 GHz
    - Each core is 3-issue, out-of-order superscalar
  - Plus GPU, 1-4 GB RAM, 2x USB3, 2x USB2, Gigabit Ethernet, 2x HDMI...




- \$35-55
  - Nick is working on a board to turn one of these to power a fully autonomous, vision-guided drone
- Compare with a Cray-1 from 1975:
  - 8 MB RAM, 80 MHz processor, 300MB storage, \$5M+
- Or modern high end servers:
  - You can get a 2u server which supports 4 processors
    - And each processor can have 20+ cores, so 80 processor cores!

# Jim Gray's Storage Latency Analogy


How far away is the Data?





Jim Gray Turing Award B.S. Cal 1966 Ph.D. Cal 1969!

## **Memory Hierarchy**



### Fails Happen, so?


- 4 disks/server, 50,000 servers
- Failure rate of disks: 2% to 10% / year
  - Assume 4% annual failure rate
- On average, how often does a disk fail?
  - a) 1 / month
  - **b)** 1 / week
  - c) 1 / day
  - d) 1 / hour

```
50,000 x 4 = 200,000 disks
200,000 x 4% = 8000 disks fail
365 days x 24 hours = 8760 hours
```

# Reliability via Redundancy

Redundancy so that a failing piece doesn't make the whole

system fail



Increasing transistor density reduces the cost of redundancy


#### CS202: COMPUTER ORGANIZATION


#### Lecture 2

#### **Performance**


## **Defining Performance**


Which airplane has the best performance?





#### To evaluate the performance, we must define the metric first!





## **Response Time and Throughput**

- Response time
  - How long it takes to do a task
- Throughput
  - Total work done per unit time
    - e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
  - Replacing the processor with a faster version?
  - Adding more processors?
- We'll focus on response time for now...

#### **Relative Performance**

- Define Performance = 1/Execution Time
- "X is n time as fast as Y"

```
Performance<sub>X</sub>/Performance<sub>Y</sub>
= Execution time<sub>Y</sub>/Execution time<sub>X</sub>
= n
```

- Example: time taken to run a program
  - 10s on A, 15s on B
  - Execution Time of B / Execution Time of A= 15s / 10s = 1.5
  - So A is 1.5 times as fast as B
- Increase performance = decrease execution time
  - → "improve" performance/execution time.

## **Measuring Execution Time**

#### Elapsed time


- Total response time, including all aspects
  - Processing, I/O, OS overhead, idle time
- Determines system performance

#### CPU time

- Time spent processing a given job
  - Discounts I/O time, other jobs' shares
- Comprises user CPU time and system CPU time
- Different programs are affected differently by CPU and system performance

### **CPU Clocking**

Operation of digital hardware governed by a constant-rate clock



- Clock period: duration of a clock cycle
  - e.g., 250ps = 0.25ns =  $250 \times 10^{-12}$ s
- Clock frequency (rate): cycles per second
  - e.g., 4.0GHz = 4000MHz =  $4.0 \times 10^9$ Hz

#### **CPU Time**

CPU Time = No. of Clock Cycles 
$$\times$$
 Clock Period
$$= \frac{\text{No. of Clock Cycles}}{\text{Clock Rate}}$$

- Performance improved by
  - Reducing number of clock cycles (cycle count)
  - Increasing clock rate
  - Hardware designer must often trade off clock rate against cycle count

### **CPU Time Example**

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
  - Aim for 6s CPU time
  - ullet Can do faster clock, but causes 1.2 imes number (#) of clock cycles
- How fast must Computer B clock be?

$$\mathsf{Clock}\ \mathsf{Rate}_\mathsf{B} = \frac{\mathit{No.of}\ \mathsf{Clock}\ \mathsf{Cycles}_\mathsf{B}}{\mathsf{CPU}\ \mathsf{Time}_\mathsf{B}} = \frac{1.2 \times \mathit{No.of}\ \mathsf{Clock}\ \mathsf{Cycles}_\mathsf{A}}{\mathsf{6s}}$$

No. of Clock Cycles<sub>A</sub> = CPU Time<sub>A</sub> × No. of Clock Rate<sub>A</sub>  
= 
$$10s \times 2GHz = 20 \times 10^9$$

Clock Rate<sub>B</sub> = 
$$\frac{1.2 \times 20 \times 10^9}{6s} = \frac{24 \times 10^9}{6s} = 4$$
GHz

#### Instruction Count and CPI

```
No. of Clock Cycles = Instruction Count × Cycles per Instruction (CPI)

CPU Time = Instruction Count × CPI × Clock Period

= \frac{Instruction Count × CPI}{Clock Rate}
```

- Instruction Count for a program
  - Determined by program, ISA and compiler
- Average cycles per instruction (CPI)
  - Determined by CPU hardware
  - If different instructions have different CPI
    - Average CPI affected by instruction mix

### **CPI Example**

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

$$\begin{aligned} \text{CPUTime}_{A} &= \text{Instruction Count} \times \text{CPI}_{A} \times \text{Cycle Time}_{A} \\ &= I \times 2.0 \times 250 \text{ps} = I \times 500 \text{ps} & \text{A is faster...} \end{aligned}$$
 
$$\begin{aligned} \text{CPUTime}_{B} &= \text{Instruction Count} \times \text{CPI}_{B} \times \text{Cycle Time}_{B} \\ &= I \times 1.2 \times 500 \text{ps} = I \times 600 \text{ps} \end{aligned}$$
 
$$\begin{aligned} &= I \times 1.2 \times 500 \text{ps} \\ &= I \times 500 \text{ps} \end{aligned}$$
 
$$\begin{aligned} &= I \times 600 \text{ps} \\ &= I \times 500 \text{ps} \end{aligned}$$
 
$$\begin{aligned} &= I \times 600 \text{ps} \\ &= I \times 500 \text{ps} \end{aligned}$$
 
$$\begin{aligned} &= I \times 600 \text{ps} \\ &= I \times 500 \text{ps} \end{aligned}$$

#### **CPI in More Detail**

 If different instruction classes take different numbers of cycles

$$Clock \ Cycles = \sum_{i=1}^{n} (CPI_i \times Instruction \ Count_i)$$

Weighted average CPI

$$CPI = \frac{Clock \ Cycles}{Instruction \ Count} = \sum_{i=1}^{n} \left( CPI_i \times \frac{Instruction \ Count_i}{Instruction \ Count} \right)$$

Relative frequency

### **CPI Example**

 Alternative compiled code sequences using instructions in classes A, B, C. IC is short for "instruction count".

Class	А	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

- Sequence 1: IC = 5
  - Clock Cycles
     = 2 × 1 + 1 × 2 + 2 × 3
     = 10
  - Avg. CPI = 10/5 = 2.0

- Sequence 2: IC = 6
  - Clock Cycles
     = 4 × 1 + 1 × 2 + 1 × 3
     = 9
  - Avg. CPI = 9/6 = 1.5

### **Performance Summary**

#### **The BIG Picture**

CPU Time = 
$$\frac{Instructions}{Program} \times \frac{Clock \ cycles}{Instruction} \times \frac{Seconds}{Clock \ cycle}$$
$$= IC \times CPI \times Tc$$


- Performance depends on
  - Algorithm: affects IC, possibly CPI
  - Programming language: affects IC, CPI
  - Compiler: affects IC, CPI
  - Instruction set architecture: affects IC, CPI, T<sub>c</sub>

## **Energy Consumption of a chip**


- Energy consumption = dynamic energy + static energy
  - ◆ Dynamic energy (energy spent when transistors switch from  $0 \rightarrow 1 1 \rightarrow 0$ ) is primary
  - Static energy is the energy cost when no transistor switches
- Energy for  $0 \rightarrow 1 \rightarrow 0$ : Energy  $\propto$  Capacitive load  $\times$  Voltage<sup>2</sup>
- Energy for  $0 \rightarrow 1$  or  $1 \rightarrow 0$ : Energy  $\propto 1/2 \times Capacitive load \times Voltage^2$
- Energy per second (power):

Power  $\propto 1/2 \times Capacitive load \times Voltage^2 \times Frequency switched$ 

#### **Power Trends**



In CMOS IC technology




### **Reducing Power**

- Suppose a new CPU has
  - 85% of capacitive load of old CPU
  - 15% voltage and 15% frequency reduction

$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 \times (V_{\text{old}} \times 0.85)^2 \times F_{\text{old}} \times 0.85}{C_{\text{old}} \times V_{\text{old}}^2 \times F_{\text{old}}} = 0.85^4 = 0.52$$

- The power wall
  - We can't reduce voltage further
  - We can't remove more heat
- How else can we improve performance?

### **Uniprocessor Performance**



### Multiprocessors

- Multicore microprocessors
  - More than one processor per chip
- Requires explicitly parallel programming
  - Compare with instruction level parallelism
    - Hardware executes multiple instructions at once
    - Hidden from the programmer
  - Hard to do
    - Programming for performance
    - Load balancing
    - Optimizing communication and synchronization


#### **Benchmark Suites**

- Each vendor announces a SPEC (Standard Performance Evaluation Cooperative) rating for their system
  - a measure of execution time for a fixed collection of programs
  - is a function of a specific CPU, memory system, IO system, operating system, compiler
  - enables easy comparison of different systems

The key is coming up with a collection of relevant programs

#### **SPEC CPU Benchmark**

- Programs used to measure performance
  - Supposedly typical of actual workload
- Standard Performance Evaluation Cooperative (SPEC)
  - Develops benchmarks for CPU, I/O, Web, ...
- SPEC CPU2006
  - Elapsed time to execute a selection of programs
    - Negligible I/O, so focuses on CPU performance
  - Normalized relative to reference machine
  - Summarize as geometric mean of performance ratios
    - CINT2006 (integer) and CFP2006 (floating-point)



## CINT2006 for Intel Core i7 920

Description	Name	Instruction Count x 10 <sup>9</sup>	CPI	Clock cycle time (seconds x 10 <sup>-9</sup> )	Execution Time (seconds)	Reference Time (seconds)	SP
Interpreted string processing	perl	2252	0.60	0.376	508	9770	19.2
Block-sorting compression	bzip2	2390	0.70	0.376	629	9650	15.4
GNU C compiler	gcc	794	1.20	0.376	358	8050	22.5
Combinatorial optimization	mcf	221	2.66	0.376	221	9120	41.2
Go game (AI)	go	1274	1.10	0.376	527	10490	19.9
Search gene sequence	hmmer	2616	0.60	0.376	590	9330	15.8
Chess game (AI)	sjeng	1948	0.80	0.376	586	12100	20.7
Quantum computer simulation	libquantum	659	0.44	0.376	109	20720	190.0
Video compression	h264avc	3793	0.50	0.376	713	22130	31.0
Discrete event simulation library	omnetpp	367	2.10	0.376	290	6250	21.5
Games/path finding	astar	1250	1.00	0.376	470	7020	14.9
XML parsing	xalancbmk	1045	0.70	0.376	275	6900	25.1
Geometric mean	-	_	_	_	-	_	25.7

#### **SPEC Power Benchmark**

- Power consumption of the server at different workload levels
  - Performance: ssj\_ops (server side Java operations per second)
  - Power: Watts (Joules/sec)

$$Overall \ ssj\_ops \ per \ Watt = \left(\sum_{i=0}^{10} ssj\_ops_i\right) \middle/ \left(\sum_{i=0}^{10} power_i\right)$$

# SPECpower\_ssj2008 for Xeon X5650

Target Load %	Performance (ssj_ops)	Average Power (Watts)
100%	865,618	258
90%	786,688	242
80%	698,051	224
70%	607,826	204
60%	521,391	185
50%	436,757	170
40%	345,919	157
30%	262,071	146
20%	176,061	135
10%	86,784	121
0%	0	80
Overall Sum	4,787,166	1,922
$\Sigma$ ssj_ops/ $\Sigma$ power =		2,490

#### **Amdahl's Law**

- Architecture design is very bottleneck-driven make the common case fast, do not waste resources on a component that has little impact on overall performance/power
- Amdahl's Law: performance improvements through an enhancement is limited by the fraction of time the enhancement comes into play
- Example: multiply accounts for 80s/100s
  - ullet How much improvement in multiply performance to get 5imes overall?

$$20 = \frac{80}{n} + 20$$
 • Can't be done!

Corollary: make the common case fast

### Fallacy: Low Power at Idle

- Look back at i7 power benchmark
  - At 100% load: 258W
  - At 50% load: 170W (66%)
  - At 10% load: 121W (47%)
- Google data center
  - Mostly operates at 10% 50% load
  - At 100% load less than 1% of the time
- Consider designing processors to make power proportional to load

### **Concluding Remarks**

- Knowledge of hardware improves software quality:
  - compilers, OS, threaded programs, memory management
- Important trends:
  - growing transistors
  - move to multi-core
  - slowing rate of performance improvement
  - power/thermal constraints
- Reasoning about performance: clock speeds, CPI, benchmark suites, performance equations
- Next: assembly instructions