高性能计算系统II(B)

基于图形处理器的并行计算及CUDA编程

Ying Liu, Associate Prof., Ph.D

School of Computer and Control, University of Chinese Academy of Sciences

Key Lab of Big Data Mining & Knowledge Management, Chinese Academy of Sciences


Parallel Reduction

- Common and important data parallel primitive
 - Easy to implement in CUDA
 - Harder to get it right
- Serves as a great optimization example
 - Step by step through 7 different versions
 - Demonstrates several important optimization strategies

$$3+1+7+0+4+1+6+3=?$$

Parallel Reduction


Tree-based approach used within each thread block



- Multiple thread blocks
 - Very large array
 - Each thread block processes a portion of the array
- How to manage communication between thread blocks?

Parallel Reduction: Global Synchronization

Thread synchronization after pair-wise reduction




Parallel Reduction: Global Synchronization

- Problem of CUDA not support global synchronization
 - Too many kernels, hardware synchronization is costly
 - Dead-lock
- Solution
 - Thread synchronization within thread block

Parallel Reduction: Decomposition

Partition the data into blocks/kernels




- Code in each thread is identical
- Iterative

Optimization Goal

Philosophy

- GFLOP/s: for compute-bound kernels
 - QR factorization, convolution, FIR filter, e.g.
- Bandwidth: for memory-bound kernels
 - Database, video playback, ..., e.g.
- Both
 - Pattern matching, singular value decomposition, ..., e.g.
- Reduction has very low computation intensity
 - 1 floating point operation / 2 elements
 - Maximize bandwidth!
- **G**80
 - 384-bit memory interface, 1.8GHz DDR
 - 384 * 1.8/8 = 86.4 GB/s

Reduction #1: Interleaved Addressing



@ Ying Liu

2015/4/17

Reduction #1: Interleaved Addressing

```
_global___ void reduce0(int *g_idata, int *g_odata) {
 extern __shared__ int sdata[];
 // each thread loads one element from global to shared mem
 unsigned int tid = threadIdx.x;
 unsigned int i = blockldx.x*blockDim.x + threadldx.x;
 sdata[tid] = g_idata[i];
 __syncthreads();
 // do reduction in shared mem
 for(unsigned int s=1; s < blockDim.x; s *= 2) {
      if (tid % (2*s) == 0)
           sdata[tid] += sdata[tid + s];
      __syncthreads();
 // write result for this block to global mem
 if (tid == 0) g_odata[blockldx.x] = sdata[0];
        @ Ying Liu
                                  2015/4/17
```

Reduction #1: Interleaved Addressing

```
_global___ void reduce0(int *g_idata, int *g_odata) {
 extern __shared__ int sdata[];
 // each thread loads one element from global to shared mem
 unsigned int tid = threadldx.x;
 unsigned int i = blockldx.x*blockDim.x + threadldx.x;
 sdata[tid] = g_idata[i];
 __syncthreads();
 // do reduction in shared mem
 for(unsigned int s=1; s < blockDim.x; s *= 2) {
      if (tid % (2*s) == 0) {
                                                   Problem: highly divergent
          sdata[tid] += sdata[tid + s];
                                                   branching results in very poor
                                                   performance!
                                                   % operator is very slow
      __syncthreads();
 // write result for this block to global mem
 if (tid == 0) g_odata[blockldx.x] = sdata[0];
         @ Ying Liu
                                  2015/4/17
                                                                           10
```

Performance for 4M Element Reduction

Time (2²² ints)

Bandwidth

Kernel 1:

8.054 ms

2.083 GB/s

interleaved addressing with divergent branching

Note: Block Size = 128 threads for all tests

Reduction #2: Interleaved Addressing


Divergence

```
for (unsigned int s=1; s < blockDim.x; s *= 2) {
    if (tid % (2*s) == 0) {
        sdata[tid] += sdata[tid + s];
    }
    __syncthreads();
}</pre>
```

Avoid divergence

```
for (unsigned int s=1; s < blockDim.x; s *= 2) {
    int index = 2 * s * tid;
    if (index < blockDim.x) {
        sdata[index] += sdata[index + s];
    }
    __syncthreads();
}</pre>
```

Reduction #2: Interleaved Addressing




Performance for 4M Element Reduction

	Time (2 ²² ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x

Reduction #2: Interleaved Addressing


Bank conflict!

```
for (unsigned int s=1; s < blockDim.x; s *= 2) {
    int index = 2 * s * tid;
    if (index < blockDim.x) {
        sdata[index] += sdata[index + s];
    }
    __syncthreads();
}</pre>
```



Parallel Reduction: Sequential Addressing

Bank conflict free



Reduction #3: Sequential Addressing

Just replace strided indexing in inner loop:

```
for (unsigned int s=1; s < blockDim.x; s *= 2) {
    int index = 2 * s * tid;
    if (index < blockDim.x) {
        sdata[index] += sdata[index + s];
    }
    __syncthreads();
}</pre>
```

With reversed loop and threadID-based indexing:

```
for (unsigned int s=blockDim.x/2; s>0; s>>=1) {
    if (tid < s) {
        sdata[tid] += sdata[tid + s];
    }
    __syncthreads();
}</pre>
```


Performance for 4M Element Reduction

	Time (2 ²² ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x

Observation: Idle Threads

```
for (unsigned int s=blockDim.x/2; s>0; s>>=1) {
    if (tid < s) {
        sdata[tid] += sdata[tid + s];
    }
    __syncthreads();
}</pre>
```

- In the first iteration, half threads are idle!
 - Waste half resources ...



Reduction #4: First Add During Load


```
// each thread loads one element from global to shared mem
unsigned int tid = threadIdx.x;
unsigned int i = blockIdx.x*blockDim.x + threadIdx.x;
sdata[tid] = g_idata[i];
__syncthreads();
```


- Reduce # blocks by half
- 2 global memory loads in the first add

```
// perform first level of reduction
// reading from global memory, writing to shared memory
unsigned int tid = threadIdx.x;
unsigned int i = blockIdx.x*(blockDim.x*2) + threadIdx.x;
sdata[tid] = g_idata[i] + g_idata[i+blockDim.x];
__syncthreads();
```

Reduction #4: First Add During Load

Reduction #3





Performance for 4M Element Reduction


	Time (2 ²² ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x
Kernel 4: first add during global load	0.965 ms	17.377 GB/s	1.78x	8.34x

Performance Bottleneck

- 17 GB/s << 86.4 GB/s
 - Algorithm has been optimized
 - Other operations may incur the cost
 - loads, stores
 - loops
- Strategy
 - Code optimization

Loop Unrolling

- # threads drops
 - When # threads <= 32, only one warp is working</p>
 - Other warps are idle
 - We don't need "if (tid < s)" because it doesn't save any work</p>
- Instructions are SIMD synchronous within a warp
- No synchronization is required in a warp
 - Scoreboarding automatically maintain synchronization
- Unroll the last 6 loops



Reduction #5: Unroll the Last Warp

```
for (unsigned int s=blockDim.x/2; s>0; s>>=1) {
    if (tid < s) {
        sdata[tid] += sdata[tid + s];
    }
    __syncthreads();
}</pre>
```

```
for (unsigned int s=blockDim.x/2; s>32; s>>=1){
    if (tid < s)
        sdata[tid] += sdata[tid + s];
    __syncthreads();
}
if (tid < 32){
    sdata[tid] += sdata[tid + 32]; sdata[tid] += sdata[tid + 16];
    sdata[tid] += sdata[tid + 8]; sdata[tid] += sdata[tid + 4];
    sdata[tid] += sdata[tid + 2]; sdata[tid] += sdata[tid + 1];
}</pre>
```

Performance for 4M Element Reduction

	Time (2 ²² ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x
Kernel 4: first add during global load	0.965 ms	17.377 GB/s	1.78x	8.34x
Kernel 5: unroll last warp	0.536 ms	31.289 GB/s	1.8x	15.01x

Completely Unrolled

- Loops may be completely unrolled
 - Assumption: the number of iterations is known!
 - Max # block threads = 512
 - 2^m threads in thread block
 - Unroll loops for 2^m threads, where m = 0,1,2,...
- So we can easily unroll for a fixed block size
 - How can we unroll for block sizes that we don't know at compile time?
- How to make the code generic?
 - How to know # threads in a block when compiling?
- Template!
 - CUDA supports C++ template parameter

Unrolling with Templates

Specify blocksize as a function template parameter:

```
template <unsigned int blockSize>
__global__ void reduce5(int *g_idata, int *g_odata)
```

@ Ying Liu 2015/4/17 28

Reduction #6: Completely Unrolled

```
if (blockSize >= 512) {
   if (tid < 256) { sdata[tid] += sdata[tid + 256]; } __syncthreads();
if (blockSize \geq 256) {
    if (tid < 128) { sdata[tid] += sdata[tid + 128]; } __syncthreads();
if (blockSize >= 128) {
    if (tid < 64) { sdata[tid] += sdata[tid + 64]; } __syncthreads();
if (tid < 32) {
     if (blockSize >= 64) sdata[tid] += sdata[tid + 32];
     if (blockSize >= 32) sdata[tid] += sdata[tid + 16];
     if (blockSize >= 16) sdata[tid] += sdata[tid + 8];
     if (blockSize >= 8) sdata[tid] += sdata[tid + 4];
     if (blockSize >= 4) sdata[tid] += sdata[tid + 2];
     if (blockSize >= 2) sdata[tid] += sdata[tid + 1];
```

All code in RED will be evaluated at compile time

@ Ying Liu 2015/4/17 29

Invoking Template Kernels

- Don't we still need block size at compile time?
 - No! just a switch statement for 10 possible block sizes:

```
switch (threads){
    case 512: reduce5<512><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 256: reduce5<256><<< dimGrid, dimBlock, smemSize >>>(d idata, d odata); break;
    case 128: reduce5<128><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 64: reduce5< 64><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 32: reduce5< 32><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 16: reduce5< 16><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 8: reduce5< 8><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 4: reduce5< 4><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 2: reduce5< 2><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
    case 1: reduce5< 1><<< dimGrid, dimBlock, smemSize >>>(d_idata, d_odata); break;
```

Performance for 4M Element Reduction

	Time (2 ²² ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x
Kernel 4: first add during global load	0.965 ms	17.377 GB/s	1.78x	8.34x
Kernel 5: unroll last warp	0.536 ms	31.289 GB/s	1.8x	15.01x
Kernel 6: completely unrolled	0.381 ms	43.996 GB/s	1.41x	21.16x

Reduction #7: Multiple Adds / Thread

Replace adding 2 global memory loads in the first add

```
unsigned int tid = threadldx.x;
unsigned int i = blockldx.x*(blockDim.x*2) + threadldx.x;
sdata[tid] = g_idata[i] + g_idata[i+blockDim.x];
syncthreads();
```

By adding multiple global memory loads

```
unsigned int tid = threadldx.x;
unsigned int i = blockldx.x*(blockSize*2) + threadldx.x;
unsigned int gridSize = blockSize*2*gridDim.x;
sdata[tid] = 0;
while (i < n) {
    sdata[tid] += g_idata[i] + g_idata[i+blockSize];
    i += gridSize;
  syncthreads();
@ Ying Liu
```

2015/4/17 32

Reduction #7: Multiple Adds / Thread

- gridSize, incremental global memory address
 - gridSize is multiples of 16
 - Aligned with next global memory load
 - Memory coalescing!

```
unsigned int tid = threadldx.x;
unsigned int i = blockldx.x*(blockSize*2) + threadldx.x;
unsigned int gridSize = blockSize*2*gridDim.x;
sdata[tid] = 0;
while (i < n) {
    sdata[tid] += g_idata[i] + g_idata[i+blockSize];
    i += gridSize;
}
__syncthreads();</pre>
```

Performance for 4M Element Reduction


	Time (2 ²² ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x
Kernel 4: first add during global load	0.965 ms	17.377 GB/s	1.78x	8.34x
Kernel 5: unroll last warp	0.536 ms	31.289 GB/s	1.8x	15.01x
Kernel 6: completely unrolled	0.381 ms	43.996 GB/s	1.41x	21.16x
Kernel 7: multiple elements per thread	0.268 ms	62.671 GB/s	1.42x	30.04x

Kernel 7 on 16M elements: 72 GB/s!

```
template <unsigned int blockSize>
  _global___ void reduce6(int *g_idata, int *g_odata, unsigned int n)
     extern shared int sdata[];
     unsigned int tid = threadldx.x;
     unsigned int i = blockldx.x*(blockSize*2) + tid;
     unsigned int gridSize = blockSize*2*gridDim.x;
     sdata[tid] = 0:
     do { sdata[tid] += g_idata[i] + g_idata[i+blockSize]; i += gridSize; }
        while (i < n):
       syncthreads();
     if (blockSize >= 512) { if (tid < 256) { sdata[tid] += sdata[tid + 256]; }
          syncthreads(); }
     if (blockSize >= 256) { if (tid < 128) { sdata[tid] += sdata[tid + 128]; }
        syncthreads(); }
     if (blockSize >= 128) { if (tid < 64) { sdata[tid] += sdata[tid + 64]; }
         if (tid < 32) {
          if (blockSize >= 64) sdata[tid] += sdata[tid + 32];
          if (blockSize >= 32) sdata[tid] += sdata[tid + 16];
          if (blockSize >= 16) sdata[tid] += sdata[tid + 8];
                                                           final version
          if (blockSize >= 8) sdata[tid] += sdata[tid + 4];
          if (blockSize >= 4) sdata[tid] += sdata[tid + 2];
          if (blockSize >= 2) sdata[tid] += sdata[tid + 1];
     if (tid == 0) g_odata[blockldx.x] = sdata[0];
```

@ Ying Liu 2015/4/17 35

Performance Comparison



Parallel Reduction Summary

- Algorithm optimization
 - Changes to addressing, algorithm cascading
 - 8.34x speedup, combined!
- Code optimization
 - Loops Unrolling
 - 3.6x speedup, combined

Summary

- Understand CUDA performance characteristics
 - Memory coalescing
 - Divergent branching
 - Bank conflicts
 - Latency hiding
- Use peak performance metrics to guide optimization
- Understand parallel algorithm complexity theory
- Know how to identify type of bottleneck
 - e.g. memory, core computation, or instruction overhead
- Optimize your algorithm, then unroll loops
- Use template parameters to generate optimal code

- Sparse matrices have relatively few non-zero entries
- Frequently O(n) rather than $O(n^2)$
- Only store & operate on these non-zero entries

Compressed Sparse Row (CSR) Format

```
Row 0 Row 2 Row 3

Non-zero values Av [7] = { 3, 1, 2, 4, 1, 1, 1 };

Column indices Aj [7] = { 0, 2, 1, 2, 3, 0, 3 };

Row pointers Ap [5] = { 0, 2, 2, 5, 7 };
```

```
Row 0 Row 2 Row 3

Non-zero values Av[7] = \{ 3, 1, 2, 4, 1, 1, 1 \};

Column indices Aj[7] = \{ 0, 2, 1, 2, 3, 0, 3 \};

Row pointers Ap[5] = \{ 0, 2, 2, 5, 7 \};
```

```
float multiply_row(uint size, uint *Aj, float *Av, float *x);
void csrmul_serial(uint *Ap, uint *Aj, float *Av, uint num_rows, float
   *x, float *y)
   for (uint row=0; row<num_rows; ++row)
      uint row_begin = Ap[row];
      uint row_end = Ap[row+1];
      y[row] = multiply_row(row_end-row_begin,
                            Aj+row_begin,
                            Av+row_begin,
                            x);
```

```
_device___ float multiply_row(uint size, uint *Aj, float *Av, float *x);
global___ void csrmul_kernel(uint *Ap, uint *Aj, float *Av, uint
num_rows, float *x, float *y)
uint row = blockldx.x*blockDim.x + threadldx.x;
if( row<num_rows )</pre>
   uint row_begin = Ap[row];
   uint row_end = Ap[row+1];
   y[row] = multiply_row(row_end-row_begin, Aj+row_begin,
                          Av+row_begin, x);
```

Using Shared Memory

```
_global___ void csrmul_shared(... ... ... ... ...) {
uint begin = blockldx.x*blockDim.x, end = begin+blockDim.x;
uint row = begin + threadIdx.x;
  _shared___ float cache[blocksize]; // array to cache rows
if( row<num_rows) cache[threadIdx.x] = x[row]; // fetch to shared memory
  __syncthreads();
if( row<num_rows ) {</pre>
  uint row_begin = Ap[row]; row_end = Ap[row+1]; float sum = 0;
  for(uint col=row_begin; col<row_end; ++col) {
     uint i = Ai[col];
     // Fetch from cached rows when possible
     float x_j = (j>=begin \&\& j<end) ? cache[j-begin] : x[j];
     sum += Av[col] * x_j;
```

GPU Acceleration of Numerical Weather Prediction

- John Michalakes, National Center for Atmosphere Research
- Manish Vachharajani, University of Colorado at Boulder

Motivation

- Large and long simulation, high resolution, sophisticated treatment of physical processes
- Performance improvement depends on the increasing processor power
- Free ride is over

Motivation

- Performance on large-scale clusters is not effective
 - Gordon Bell finalist weather simulation
 - 15,000 IBM Blue Gene processors
 - Weak performance scaling by greatly increasing the problem size to 2-billion cells covering an entire hemisphere at a 5km resolution
 - Ineffective for real-time forecasting
- Fine-grained parallelism is in demand

GPU-based Computing

- Fine-grained data parallelism
- Single Program Multiple Data
- Light-weight threading
- Concurrency between threads with fast context switching to hide memory latency
- Low cost, low power

Numerical Weather Prediction (NWP)

- Weather Research and Forecast Model (WRF)
 - Non-hydro-static NWP model
 - By National Center for Atmosphere Research
 - Computational fluid dynamics (CFD) core
 - Finite-difference approximation + physics modules
 - All single floating point precision
- WRF Single Moment 5-tracer (WSM5)
 - Represent condensation, fallouts of various types of precipitation, thermodynamics effects of heat release
 - 0.4% of the WRF code but consumes 25% total run time

WRF Domain

- Geographical region partitioned in a 2-d grid parallel to the ground
- Multiple levels along vertical height in the atmosphere for each grid
- 2400 floating point multiply-equivalent operation per cell per invocation

Code Fragment

```
Do j = jts, jte
Do k = kts, kte
Do i = its, ite
If (t(i,k,j) .GT. tOc) THEN
Q(i,k,j) = T(i,k,j) * DEN(i,k,j)
ENDIF
ENDDO
ENDDO
ENDDO
```

@ Ying Liu 2015/4/17 50

Code Fragment by CUDA C

```
__shared__ float * q_s; int k;
    [\dots]
    for (k = kps-1; k < kpe; k++) {
             q_s[S3(ti,k,tj)] = q[D3(ti,k,tj)];
5
6
    for (k = kps-1; k \le kpe-1; k++)
8
              if (t[D3(ti,k,tj)] > t0c)
9
                      q_s[S3(ti,k,tj)] = t[D3(ti,k,tj)] * den[D3(ti,k,tj)];
10
11
12 [...]
13 for (k = kps-1; k < kpe; k++) {
14
             q[D3(ti,k,tj)] = q_s[S3(ti,k,tj)];
15 }
```


Optimization

- Use -use_fast_math option to nvcc compiler
 - Square root, log, exponent to be computed by SFUs on the GPU
- Eliminate temporary arrays that store results between successive loops over k, the vertical dimension of WRF domain

- Test-case
 - Store of the century (SOC)
 - 115,000 cells covering a 71x58 cells of 30km, 27 vertical levels
- Problem decomposition
 - thread per column

Platform

- Hardware
 - IBM Power5 1 core
 - AMD Opteron 1 core
 - Intel Harpertown 1 core
 - Intel Nehalem 1core
 - Intel Harpertown 4 core
 - Intel Nehalem 4 core
 - Nvidia GTX 280
- Compiler
 - XLF (IBM Fortran) version 10.1 –o4 –qhot
 - nvcc release 1.0



- Performance can be amortizable as more weather model kernels are adapted to run and reuse the model data on GPU without moving it back and forth from CPU
- 32 threads per block, 27x40x4 bytes memory footprint per block vs. 16KB shared memory
 - Data that does not fit in the shared memory must be stored in global memory
 - Smart memory usage

NWP Conclusion

- Large-scale parallelism on clusters neglects vast quantities of fine-grained parallelism
- A modest investment in programming effort for CUDA yields an order of magnitude improvement
- Move more computation into GPU will yield equivalent performance from small clusters at low cost

NWP CUDA Implementation

- CUDA implementation of key computational kernels
 - WRF Single Moment 5 Cloud Microphysics
 - WRF Fifth Order Positive Definite Tracer Advection
 - WRF-Chem KPP-generated Chemical-kinetics Solver