Exposing Errors Related to Weak Memory in GPU Applications

Tyler Sorensen

Imperial College London, UK t.sorensen15@imperial.ac.uk

Alastair F. Donaldson

Imperial College London, UK alastair.donaldson@imperial.ac.uk

Abstract

We present the systematic design of a testing environment that uses stressing and fuzzing to reveal errors in GPU applications that arise due to weak memory effects. We evaluate our approach on seven GPUs spanning three Nvidia architectures, across ten CUDA applications that use fine-grained concurrency. Our results show that applications that rarely or never exhibit errors related to weak memory when executed natively can readily exhibit these errors when executed in our testing environment. Our testing environment also provides a means to help identify the root causes of such errors, and automatically suggests how to insert fences that harden the application against weak memory bugs. To understand the cost of GPU fences, we benchmark applications with fences provided by the hardening strategy as well as a more conservative, sound fencing strategy.

1. Introduction

General purpose programming languages for graphics processing units (GPUs), e.g. CUDA [33] and OpenCL [21], allow applications from a wide spectrum of domains to take advantage of the computational power and energy efficiency offered by these devices (see [40, pp. 8-10] for an overview).

GPU applications are prone to concurrency bugs, which are notoriously difficult to reproduce and fix, due to the sheer number of possible instruction interleavings. Worse, GPUs have been shown to implement *weak memory models*, so that behaviours beyond those obtained from straightforward interleavings are possible [8], making GPU application debugging even more challenging.

It has been argued, through hand analysis, that certain deployed CUDA applications can exhibit weak memory bugs in theory [8], but we are not aware of any existing practical method for exposing witnesses to weak memory bugs in GPU applications, i.e. demonstrating erroneous outcomes from actually running the application on current GPUs. Our focus in this work is on investigating (a) whether GPU weak memory bugs can be provoked when running real-world applications on state-of-the-art hardware, (b) whether such bugs can be provoked into occurring *frequently* (to aid in testing and debugging), and (c) the performance cost of adding fences to harden GPU applications against such bugs.

chip	architecture	short name	released
GTX 980	Maxwell	980	2014
Quadro K5200	Kepler	K5200	2014
GTX Titan	Kepler	Titan	2013
Tesla K20	Kepler	K20	2013
GTX 770	Kepler	770	2013
Tesla C2075	Fermi	C2075	2011
Tesla C2050	Fermi	C2050	2010

Table 1: The seven Nvidia GPUs that we study

We make three main contributions:

- 1. We develop a novel testing environment designed to reveal weak memory behaviours in real-world GPU applications. This environment uses a sophisticated memory stressing strategy, systematically tuned per chip using results from nearly half a billion micro-benchmark executions. Applying the testing environment requires no prior knowledge of the application under test (Sec. 3).
- 2. We evaluate our approach on seven GPUs spanning three Nvidia architectures, across ten application case-studies, showing that we can provoke errors related to weak memory and discovering previously unknown weak memory issues in two applications (Sec. 4). Our experiments show that two straightforward methods for memory stressing are *not* effective at exposing weak memory bugs, while in contrast our novel test environment (tuned per chip) is often highly effective.
- 3. We use our testing environment as a fence placement mechanism, to help understand the root causes of weak memory bugs, and to harden applications against such bugs (Sec. 5); we also benchmark the overhead (in terms of runtime and energy) associated with inserting fences to harden applications (Sec. 6).

Unlike previous works for checking applications under weak memory (see Sec. 7), our technique does not require a formal memory model description, and requires no modifications to the compiler or scheduler.

We begin with a high-level overview of our approach.

Running example We use the CUDA code of Fig. 1, extracted from the dot product case study from [40, ch. A1.2]

which we dub *cbe-dot*, to illustrate our approach. (Background on CUDA is provided in Sec. 2.) The application incorporates a spinlock, and correctness depends on the source code ordering between the atomic operations on the lock (lines 19, 22) and the memory operations in the critical section (line 15) being preserved. Reordering these operations can lead to an incorrect dot product value being computed. However, no erroneous behaviour is observed when conducting 1000 executions of the application on a Tesla K20 GPU. A developer who is not suspicious about weak memory effects might conclude that the application is correct.

Testing environment We present in Sec. 3 a testing environment for provoking weak behaviours in applications across a range of Nvidia GPUs, given in Tab. 1. Under our testing environment, errors (due to weak memory) appear in 102 out of 1000 executions of *cbe-dot* on the K20.

The key part of our testing environment is a memory stressing strategy that targets a completely disjoint region of memory from the application data (called a *scratchpad*) using GPU threads disjoint from the threads that execute the application (called *stressing threads*). Because the stressing threads and memory are disjoint from application threads and data, the set of possible behaviours a program can exhibit remains the same.

Using nearly half a billion micro-benchmark executions, the stressing strategy is tuned per GPU to identify *where* to stress within the scratchpad, *which* instructions to apply during stressing, and *how many* memory locations to stress in parallel. Parameters for these values are selected based on how many weak behaviours they expose in the microbenchmarks. For example, micro-benchmarking shows that for K20 it is effective to apply stress to two memory locations in parallel, each aligned at 32-word boundaries.

Weak behaviours in applications We evaluate our testing environment on ten GPU application case-studies that implement fine-grained concurrency idioms, e.g. mutexes and concurrent data-structures (Sec. 4). On each of the seven GPUs of Tab. 1, we executed each application repeatedly for one hour under our testing environment. For comparison, we also tested the applications under two more straightforward stressing environments that are not tuned per chip.

Our results show that our testing environment is able to provoke erroneous outcomes in 55 out of 70 chip/application combinations, leading to the discovery of previously unknown weak memory issues in two applications. Because errors are easier to debug when they occur frequently, we also measure the *effectiveness* of the testing environment, i.e., how frequently bugs are provoked. If a bug appears in over five percent of the executions of a chip/application combination, we say the testing framework is *effective*. Out of the

```
void dot(int *mutex, float *a, float *b, float *c) {
3
      int tid = threadIdx.x + blockIdx.x * blockDim.x;
4
      int cacheIndex = threadIdx.x;
      float temp = 0;
      while (tid < N) {</pre>
        temp += a[tid] * b[tid];
        tid += blockDim.x * gridDim.x; }
9
10
11
      // local computation code omitted
12
      if (cacheIndex == 0) {
        lock (mutex);
        *c += cache[0];
16
        unlock(mutex); }
17
18
      _device__ void lock(int *mutex)
19
      while (atomicCAS(1, 0, 1) != 0 ); }
20
21
      _device__ void unlock(int *mutex) {
      atomicExch(1, 0); }
```

Figure 1: CUDA code for the *cbe-dot* application

55 of applications we observed errors for, our testing method is effective for 43 of them.

We evaluate our tuned stress against several other straightforward stressing methods. We observe these methods are considerably less able to expose weak behaviours, the most capable method revealing erroneous runs 13 out of 70 chip/application combinations (and effective for only 6).

Hardening applications against weak memory bugs Unlike in the case of e.g. C11, there is no agreed formal memory for CUDA. Consequently, it is not possible to provide formal correctness guarantees about CUDA applications that use fences to eliminate weak memory bugs. As a pragmatic alternative, we employ our testing method to suggest a minimal set of memory fences that suffice to suppress weak memory bugs under our aggressive test environment (Sec. 5). This empirical fence insertion starts with a fence instruction inserted after memory access and repeatedly attempts to remove fences, using our testing environment to assess, empirically, whether each removal introduces a bug. The process converges to a minimal set of fences such that removing any single fence exposes erroneous behaviours.

While clearly providing no guarantees, the suggested fences can aid developers in understanding the causes of weak memory defects, and can aid in *hardening* the application against weak memory defects by, at a minimum, making them less likely to occur. In *cbe-dot* for K20, the fence insertion found a single fence after line 15, suggesting an error in the unlock method. In this case, the fence found corresponds to where prior work suggested a fence placement via hand analysis [8].

Evaluating the cost of fences To understand the cost of adding fences to applications, we benchmark both the runtime and energy usage of our application case studies (Sec. 6). We consider three fencing strategies: removing all fences (unsafe), adding a fence after every memory access

¹ We restrict to Nvidia GPUs because the majority of available applications that exhibit fine-grained concurrency are written using Nvidia's CUDA.

Message Passing (MP)		Load Buffering (LB)		Store Buffering (SB)	
init: $x = 0$, $y = 0$		init: x =	0, y = 0	init: x = 0	0, y = 0
T1		T1	T2	T1	T2
$x \leftarrow 1;$ $y \leftarrow 1;$	$r1 \leftarrow y;$ $r2 \leftarrow x;$	$r1 \leftarrow x; \\ y \leftarrow 1;$	$r2 \leftarrow y;$ $x \leftarrow 1;$	$x \leftarrow 1;$ $r1 \leftarrow y;$	$y \leftarrow 1;$ $r2 \leftarrow x;$
	ehaviour: ∧ r2 = 0	weak be r1 = 1 /		weak behaviour: $r1 = 0 \land r2 = 0$	

Figure 2: MP, LB, and SB weak memory litmus tests

(safe, but conservative), and adding fences suggested by empirical fence insertion (hardened, but not guaranteed to be safe). This allows us to investigate the overhead associated with hardening applications via empirical fence insertion, providing a lower bound on the cost of eliminating weak memory defects, vs. conservatively guaranteeing absence of weak behaviours by adding fences after all memory accesses, providing an upper bound on the cost. The results of *cbe-dot* for K20 shows that adding fences via empirical fence insertion incurs a small runtime/energy cost (less than 3%), in comparison to full fence insertion, which incurs a 145% runtime and a 173% energy cost.

2. Background

We provide necessary background on memory models and litmus tests, and a brief overview of the CUDA programming model including details of memory fences in CUDA.

Memory models For a given architecture and concurrent program, a *memory model* determines the values that load instructions are allowed to return [41, ch. 1]. The strongest memory model, *sequential consistency*, only allows executions which correspond to an interleaving of thread instructions [22]. Many architectures (e.g. x86, ARM, Nvidia GPUs) provide *weak memory models* [7, 8, 41], whereby executions may not correspond to such an interleaving. We say such executions exhibit *weak behaviour*. Weak behaviours can be disallowed (at a performance cost) by placing *memory fences* between memory accesses [6–8, 41].

Weak behaviours can be illustrated by *litmus tests*: short concurrent programs with a query about the final state. Three well-known litmus tests, discussed throughout the paper, are presented in Fig. 2. The *message passing* (MP) test illustrates a handshake protocol where thread 1 writes data to memory location x and then sets a flag in memory location y, while thread 2 reads the flag value and then reads the data. The test exhibits weak behaviour if thread 2 can observe a set flag (y = 1) but see stale data (x = 0). The weak behaviour illustrated by the *load buffering* (LB) test checks whether load instructions are allowed to be buffered after store instructions. *Store buffering* (SB) similarly checks whether store instructions are allowed to be buffered after load instructions. These weak behaviours are allowed on ARM and IBM Power CPUs, and Nvidia GPUs.

We use *communication idiom* to refer to a configuration of threads, locations and instructions that could lead to a weak behaviour, and *communication locations/communicating threads* to refer to the memory locations/threads involved in a communication idiom. For example, the MP test of Fig. 2 describes a communication idiom over communication locations x and y, with two communicating threads.

The CUDA programming model In the CUDA programming model [33], a program consists of host code that executes on the CPU of the machine, and device code that executes on the GPU. The device code is called a kernel, and is executed by many threads in a single instruction, multiple threads (SIMT) manner. A thread is a basic unit of computation that executes the kernel. Threads are grouped in disjoint sets of size 32, called warps, that execute in lock-step: they synchronously execute the same instruction and share a program counter. Warps are grouped into disjoint sets called blocks; the number of threads (and by extension, warps) in a block is a parameter of the kernel. Collectively, the blocks that execute a kernel form a grid; the grid size is also parameter of the kernel. Threads may query their thread id within a block, block id within the grid, number of threads per block and number of blocks in the grid, using CUDA primitives.

Intra-block threads can synchronise at a *barrier*. Each thread in the block waits at the barrier until every thread in the block has reached the barrier, at which point memory consistency is guaranteed intra-block. This is in contrast to CPU barriers, which are often synonymous to what we call memory fences in this work. Execution of a barrier has undefined behaviour unless *all* threads in a block execute the barrier; this is known as *barrier divergence* [33, p. 98].

Threads in the same block can communicate using *shared memory*, and a single *global memory* region is accessible to all threads in the grid.

Memory fences in CUDA In CUDA, weak behaviours for communication idioms where communicating threads are in the same block (resp. different blocks) can be disabled using block level fence (resp. device level fence) instructions [33, ch. B.5]. In this work we focus exclusively on inter-block communication idioms because we did not encounter applications that use communication idioms for which communicating threads are in the same block.

3. The Design of Our Stressing Strategy

Here we describe the systematic development of our stressing strategy, based on results of micro-benchmarks, designed to be effective at revealing weak behaviours. By targeting a *scratchpad* memory region using *stressing threads*, completely disjoint from the memory and threads of the application, our stressing strategy does not modify the possible behaviours of the application. We additionally want our stressing strategy to be agnostic to the communication idioms (including communicating threads and locations) inside the application, thus allowing for black box application testing.

We partition threads into stressing threads and application threads at the block level (rather than allowing a single block to contain both kinds of threads) to avoid introducing barrier divergence (see Sec. 2). We refer to a block of stressing threads as a *stressing block*.

We conducted pilot experiments applying different memory stress to three applications, the *cbe-ht*, *cbe-dot* and *ct-octree* applications presented in Sec. 4, running on two GPUs, Titan and C2075 (see Tab. 1). Our findings indicated that stressing could be effective at provoking erroneous executions due to weak behaviours, but that the effectiveness of memory stress is highly dependent on a number of parameters. Specifically, the added scratchpad memory provides many possible *locations* that can be stressed, stressing can be applied to many different *location combinations*, and there are many choices for the *instruction sequences* that can be used to stress these memory locations. We refer to these as *memory stress parameters*, and refer to the extent to which a set of memory stress parameters is able to provoke weak behaviours running on a particular GPU as *effectiveness*.

We detail the micro-benchmark design and results used to obtain effective parameters per chip, guided by insights gained through our pilot experiments. We present full details using precise notation to enable others to reproduce our approach in future work, e.g. for CPU or next-generation GPU application testing.

While prior work has used a memory stressing heuristic in the context of GPU litmus tests [8], our goals (and thus constraints and design) are substantially different, as we discuss further in Sec. 7.

3.1 Focusing on litmus tests

Our overall aim is to provoke weak behaviours in an application without knowledge of the fine-grained idioms that the application might rely on. Weak behaviours of the MP, LB and SB tests (Fig. 2) are known sources of bugs; e.g. MP and LB weak behaviours were shown (via hand analysis) to be problematic in GPU applications [8], and SB weak behaviours cause issues in an implementation of Dekker's algorithm [41, p. 20]. All weak memory bugs we are aware of relate to one of these idioms.

Hypothesising that memory stress parameters tuned according to these litmus tests are likely to be effective in exposing practical weak memory bugs, we assess the fitness of memory stress parameters based on their effectiveness at provoking weak behaviours in these litmus tests.

Recall from Fig. 2 that each of the litmus tests involves two communication locations, x and y. In an application that implicitly uses one of these idioms, the relative addresses of communication locations depends on the data layout of the application. For a litmus test $T \in \{MP, LB, SB\}$, we thus consider a variety of test instances, T_d , where d is a nonnegative *distance* indicating the number of memory words separating the communication locations. We seek memory stress parameters capable of provoking weak behaviours in

litmus tests for a range of distances, to account for the unknown distance between relevant locations in applications.

Because we consider applications with inter-block communication, tests are configured with x and y in global memory, and communicating threads in distinct blocks. Accesses are declared volatile to suppress compiler optimisations.

3.2 Identifying effective locations to stress

In our pilot experiments, we found that the choice of which scratchpad locations to stress greatly influenced the extent of observed weak behaviours. On Titan we found it was roughly equally effective to stress any one of the first "patch" of 32 scratchpad (word-sized) locations, equally effective to stress any one of the next patch of 32 scratchpad locations, and so on, but that the effectiveness varied between patches.

We now explain our empirical method for discovering whether a chip naturally exhibits a patch size, so as to avoid redundantly stressing multiple locations in the same patch.

Let $\langle T_d, l \rangle$ denote test instance T_d with memory stress applied at scratchpad location l. For example, $\langle \mathsf{LB}_0, 5 \rangle$ denotes an instance of LB with contiguous communication locations and stressing applied at scratchpad location 5. Let D and L denote a maximum distance and scratchpad location to be considered, respectively, and let C be an execution limit. For each $T \in \{\mathsf{MP}, \mathsf{LB}, \mathsf{SB}\}$, each $d \in \{0, \dots, D-1\}$ and each $0 \leq l < L$, we conduct C executions of test $\langle T_d, l \rangle$, recording the number of times that $\langle T_d, l \rangle$ yields weak behaviour.

We chose D=256, L=256 and C=1000, leading to $\sim 196.6 \mathrm{M}$ test executions per GPU. Each execution employs a random number of stressing threads such that the total number of threads executing the kernel is 50% to 100% of the maximum threads that can run concurrently on the GPU. Each stressing thread executes a loop where, on every iteration, the thread stores to and then loads from location l.

The plots of Fig. 3a illustrate the results of our experiments for Titan (Kepler architecture). Results for the MP and LB tests are shown; the results for SB are very similar to those for LB and are omitted. We show plots for three values of d: 0, 32 and 64. The x axis is divided into L=256 segments. For each segment position x, a vertical bar is plotted. The height of the bar indicates the number of weak behaviours that were observed during C=1000 executions of test $\langle T_d, x \rangle$ (to avoid cluttering the figure we do not number the y axis for these plots). In many cases no bar is visible, indicating that no weak behaviours were observed. The plots of Figs. 3b and 3c show similar data for C2075 (Fermi) and 980 (Maxwell) chips, respectively, for $d \in \{0, 64, 128\}$.

Titan and C2075 results (Figs. 3a and 3b, respectively) exhibit similar characteristics: no weak behaviour is observed when communication locations are contiguous (d=0); our full data shows that this is the case for all d<32 (Titan) and d<64 (C2075). After this, *patches* of weak behaviour emerge: for d=32 and d=64, Fig. 3a shows that the rate of weak behaviours exhibited by Titan is fairly con-




Figure 3: Patch-finding results for MP and LB

sistent when stressing within 32-word contiguous scratch-pad regions, but varies between different regions. For $33 \le d < 64$, we see visually similar plots to the d=32 plot of Fig. 3a, with stressing exposing weak behaviour in the same regions. These regions change at d=64, remain constant for $65 \le d < 96$, change again at d=96, etc. Similar results are found for C2075, (Fig. 3b) but the patch size is 64.

Results which clearly indicate a patch size are observed for all chips, with the exception of the recent 980 (Maxwell). Fig. 3c shows that for 980, we consistently observe a small number of MP weak behaviours for all stressing locations, even with d=0; we see LB weak behaviours universally for $64 \le d < 128$ (the figure shows the d=64 case), and patches of length 64 emerge for LB at d=128. We observe only noise levels of MP weak behaviour for $d\le 256$, but from d=256 (not depicted in the figure), more significant MP weak behaviours emerge, showing a patch size of 64.

The plots of Figs. 3a and 3b provide intuition for the idea that a GPU exhibits a natural *patch size*, which can differ between architectures; the 980 results of Figs. 3c also indicate that a minimum threshold of weak behaviour may need to be considered to identify the patch size for a chip.

We now formalise our method for determining the patch size of a chip empirically. Let $T \in \{\text{MP}, \text{LB}, \text{SB}\}$ be a test, and ϵ a non-negative *noise threshold*. A maximal contiguous sequence of p locations, l_1, \ldots, l_p , for which each $\langle T_d, l_i \rangle$ yields more than ϵ weak behaviours, is called an ϵ -patch of size p. A test may exhibit multiple ϵ -patches for a given p. If all of MP, LB and SB agree on the value of p for which the largest number of ϵ -patches of size p are observed, we call p the *critical patch size* for the GPU (w.r.t. to ϵ).

In our experiments we used a noise threshold of 3. We found that each GPU exhibited a critical patch size of either 32 or 64; specifically, 64 for the Maxwell chip, 32 for Kepler chips, and 64 for Fermi chips, summarised in Tab. 2. For brevity, we henceforth ϵ when discussing critical patch sizes.

chip	c. patch size	sequence	spread	~time (m)
980	64	ld ⁴ st	2	1731
K5200	32	Id^3 st Id	2	3069
Titan	32	$Id\ st^2\ Id$	2	3115
K20	32	$Id\ st^2\ Id$	2	4215
770	32	$st^2 Id^2$	2	1831
C2075	64	ld st	2	2145
C2050	64	ld st	2	1996

Table 2: Stressing parameters and time spent tuning

3.3 Identifying effective access sequences

We now turn to deriving an effective sequence of instructions to be issued by stressing threads; our pilot experiments indicated that this could influence exposure of weak behaviour.

Letting ld and st denote *load* and *store* instructions, respectively, we assess the effectiveness of stressing using a variety of access sequences. We do this by instantiating the loop body executed by the stressing threads with each access sequence σ matching the regular expression $(\mathsf{Id}|\mathsf{st})^+,$ up to some maximum length N. For a litmus test T, access sequence σ , distance d (0 $\leq d < D$) and stressing location l (0 $\leq l < L$), let $\langle T_d, \sigma@l \rangle$ denote the test T instantiated with distance d between communication locations, and with access pattern σ used to apply memory stress at location l.

Suppose P is the critical patch size for the GPU of interest. Because stressing multiple locations in a patch is not worthwhile, we consider stressing each location in the set $\{l \mid 0 \leq l < L \land P | l\}$, i.e. the first location in each critical patch-sized region. For each such location l, we count the number of weak behaviours observed during C executions of $\langle T_d, \sigma@l \rangle$, for each test T, distance d and access sequence σ .

The *total* number of weak behaviours observed for test T with access sequence σ , summed over all distances and stressing locations, allows us to order the effectiveness of the access sequences with respect to T. An access sequence

	MP			LB			SB	
rank	σ	score	rank	σ	score	rank	σ	score
1	Id^3 st Id	153k	1	$st^2 Id^3$	98k	1	$st^2 Id$	138k
2	$stId^2$	140k	2	st Id^3 st	96k	2	$Id\:st^2$	128k
3	ld st ld	131k	3	$Id^3 \ st^2$	93k	3	${\rm Id}^2~{\rm st}^3$	125k
17	$Idst^2Id$	104k	17	$\operatorname{Id}\operatorname{st}^2\operatorname{Id}$	64k	21	$Idst^2Id$	93k
61	st	342	61	st^5	126	61	st^3	674
62	st^3	266	62	st^2	108	62	st^4	520
63	st^5	232	63	st^3	90	63	st^5	348

Table 3: Snippet of σ s and scores for Titan

 σ is maximally effective for a GPU if no other sequence σ' is more effective than σ with respect to all three litmus tests; that is, σ is Pareto optimal over the litmus tests. In our experiments we occasionally found that two distinct access sequences were maximally effective; we were able to break such ties by selecting the sequence that was most effective for two out of the three litmus tests. After tie-breaking, we have a single most effective access sequence for the GPU.

In our experiments we chose N=5 as the maximum access sequence length (leading to $2^{n+1}-1=63$ possible access sequences), and D=256, L=256 and C=1000 as before. With three litmus tests this required running $\sim 387.1 \mathrm{M}$ tests for a GPU with critical patch size P=32 ($\sim 193.5 \mathrm{M}$ with critical patch size P=64).

Table 2 shows the most effective sequences for our GPUs, based on our experimental findings (where Id^x denotes a sequence of x loads, st^n is similar). The most effective sequences match for both Fermi chips (C2075, C2050). For two of our four Kepler chips (Titan, K20) the most effective sequence is $Id st^2 Id$, which is equivalent under rotation to $st^2 Id^2$, the most effective sequence for one of the other Kepler chips (770). We observe that all of the *most effective* sequences involve a combination of loads and stores.

In Tab. 3 we give a snapshot of results for Titan. For the given σ , *score* shows the number of weak behaviours observed for the associated test using σ , over all distances and stressed locations. We show the top- and bottom-three σ s for each test (ranked by score). The disparity between high and low scores shows that σ influences the stressing effectiveness. The *most effective* sequence for the chip (shown in the middle) is not especially highly ranked for any one test, but is more effective than the lowest-ranked σ s. For most chips, the lowest ranked σ s consist exclusively of stores.

3.4 Identifying how many locations to stress

Our patch testing results show that some critical patch-sized regions show no weak behaviour while others show a lot of weak behaviour, varying between distances. Because applications may exhibit arbitrary distances between communication locations, it may be sensible to select multiple regions to stress, to increase the probability of stressing a region that is effective for the application.




Figure 4: Spread finding for 980 and K20

Our pilot experiments showed that simultaneously stressing a *spread* of 2–8 randomly chosen locations in different regions worked well, varying between chips. We now consider how to systematically derive an effective spread.

Let T be a test, σ an access sequence, d a distance and \mathcal{L} a set of scratchpad locations. We use $\langle T_d, \sigma@\mathcal{L} \rangle$ to denote the litmus test T instantiated with distance d between communication locations, and with memory stress applied simultaneously at each location in \mathcal{L} with respect to access sequence σ . The number of stressing threads is chosen randomly, as before, but at least $|\mathcal{L}|$ threads are used, and the threads are assigned evenly (modulo rounding) to the locations in \mathcal{L} .

To identify an effective spread, we consider a scratchpad of size $P \cdot M$, where P is the critical patch size of the GPU under consideration, and M is a positive maximum spread. This yields M distinct critical patch-sized regions to which stressing can be applied. The set $\mathcal{M} = \{l \mid 0 \leq l < P \cdot M \wedge P|l\}$ provides the first location in each region.

Let D denote the maximum distance between communication locations, as before, and let σ be the most effective access sequence for the GPU under consideration. For each test T and each $spread\ m\ (1 \le m \le M)$ we execute C tests of the form $\langle T_d, \sigma@\mathcal{L}_m \rangle$, where for each test \mathcal{L}_m is a randomly selected subset of \mathcal{M} with size m, so that stressing is applied to m distinct critical patch-sized regions.

We use *score* for spread m to refer to the number of weak behaviours observed for test T with spread m, summed over all distances. A spread m is *maximally effective* for a GPU if it is Pareto optimal with respect to the idioms (i.e., if no other spread m' has a higher score than m with respect to all three litmus tests). In our experiments no tie-breaking was required, yielding a single maximally effective m per GPU.

In our experiments we chose M=64 as the maximum spread, and D=256 and C=1000 as before. With three litmus tests this leads to $\sim\!49.2\mathrm{M}$ tests per chip.

Table 2 shows that 2 is the most effective spread for *all* the GPUs we tested. Figure 4 illustrates spread-finding results in more detail for 980 and K20, plotting spread on the x-axis and score on the y-axis. For 980 we see that 2 is clearly the most effective spread. The U-shape for K20 is less striking, yet the highest scores remain with a spread of 2.

3.5 Thread randomisation

To amplify the effectiveness of memory stressing, we apply a straightforward adaption of a heuristic given in [8] called *thread randomisation* to apply to application testing (previously it was used exclusively on litmus tests).

In this heuristic, the GPU thread ids are randomised, but constrained to honour the GPU programming model. Namely, randomisation must respect *block membership*: if two threads share a common block before randomisation, they must share a common (but possibly different) block after randomisation. This is vital if the application uses barriers, as placing previously co-located threads into different blocks can induce barrier divergence. Randomisation must also respect *warp membership* as applications may exploit implicit intra-warp synchronisation to prevent what might otherwise be erroneous interleavings (e.g. [27] exploits this implicit intra-warp synchronisation).

For our case studies, we evaluate the effectiveness of thread randomisation at revealing weak memory bugs when applied in isolation and in conjunction with memory stress.

Summary We used nearly half a billion micro-benchmark executions to identify the critical patch size, an effective access sequence, and the best number of critical patch-sized regions to stress simultaneously, for each GPU. Results of our findings for the GPUs of Tab. 1 are given in Tab. 2, and full experimental data is given in our companion material. Combined with thread randomisation, we now evaluate the effectiveness of this test environment at provoking weak behaviours in real-world GPU applications.

4. Provoking Weak Behaviours in the Wild

We evaluate the testing environment of Sec. 3 w.r.t. ten GPU applications that are known to use fine-grained concurrency. We detail the applications (Sec. 4.1), describe our experimental setup (Sec. 4.2) and present our findings (Sec. 4.3).

4.1 Application case studies

We undertook a thorough, best-effort search for CUDA applications that might be subject to weak behaviours, selecting applications that met three criteria: (1) their source code is available, (2) they do not rely on non-portable assumptions, (3) they appear to exhibit fine-grained concurrency.

We omit applications described in [18, 42] due to source code unavailability, and some applications of [11, 32, 44] as they use a non-portable *global barrier* which depends on precise occupancy; adding extra stressing blocks and applying thread randomisation to this construct causes deadlock.

We assess criterion (3) according to whether applications use mutexes or concurrent data-structures (with which weak behaviours are often associated, e.g. [23, 31]), or include fence instructions (an explicit acknowledgment of memory consistency issues). Most CUDA applications *do not* meet this criterion and exhibit no communication between thread blocks, as they use barriers for intra-block communication;

thus they are not prone to weak behaviours. In these cases, our approach would provide no benefit. The subset of relevant applications is small, but the applications are important, and as interest in the use of fine-grained concurrency increases we expect the set of relevant applications to grow.

Our approach requires each application to be equipped with a user-supplied functional post-condition, to check if an execution is erroneous; because applications may exhibit nondeterminism it is not sufficient to check for repeated computation of an identical result. We omitted several candidate applications, for which, as outsiders, we could not easily derive suitable post-conditions For example, GPU hashtables in [2, 30] drop items if collisions exceed a certain threshold; we found it hard to formulate a robust post-condition to capture the intended behaviour. Other such examples were found in [19, 28].

The evaluated applications are summarised in Tab. 4, a total of ten applications derived from seven code bases (with three variants obtained by removing existing fences). We detail the application source, the nature of communication, and the post-condition used to check correctness. All applications except for *ct-octree*, *tpo-tm* and *ls-bh* were provided with a testing harness containing a post-condition. For *ct-octree* and *tpo-tm*, meta-data was gathered during the execution which we used to implement post-conditions. For *ls-bh*, we obtained a reference solution from the conservatively fenced variation of the application (see Sec. 5). The post-condition compares the computed values with the reference.

While our environment was developed to expose bugs due to weak behaviours, other types of bugs were uncovered in our case studies: improper memory initialisation in *ct-octree* and out-of-bounds queue accesses in *ct-octree* and *tpo-tm*. Our experiments are performed on patched versions of these applications, not showing these issues.

The applications *ls-bh-nf*, *cub-scan-nf*, and *sdk-red-nf* are manufactured from *ls-bh*, *cub-scan*, and *sdk-red* respectively. The original applications contained fence instructions which we removed to create the *-nf* (no fence) variants. This allows us to test if the provided fences (a) are experimentally needed to disallow errors and (b) are sufficient to disallow weak behaviour bugs in the application.

4.2 Experimental setup

Testing environments We evaluate the effectiveness of our systematically designed memory stressing strategy, *sys-str*, by considering two straightforward memory stressing strategies to compare against. In the first strategy, *rand-str*, stressing threads repeatedly execute a load or store (at random) to a random location in the scratchpad (using *curand* [37] for GPU random numbers). The second strategy, *cache-str*, allocates a scratchpad the size of the GPU L2 cache and each stressing block repeatedly performs a load and store to each location in scratchpad. We also consider *no-str*: the application is executed natively, without any memory stress.

short name	description	communication	post-condition
cbe-ht	Concurrent hashtable given in the book <i>CUDA by Example</i> [40, ch. A1.3]	Concurrent hashtable insertion protected by custom mutexes	All elements inserted into the hashtable are in the final hashtable
cbe-dot	Dot product routine given in the book <i>CUDA by Example</i> [40, ch. A1.2]	Global final reduction across blocks protected by a custom mutex	GPU result matches a CPU reference result
ct-octree	Octree partitioning routine by Cederman and Tsigas [19, ch. 37]	Concurrent access to non-blocking queues	All original particles are in final octree
tpo-tm	Dynamic task management framework by Tzeng, Patney, and Owens [43]	Concurrent access to queues protected by custom mutexes	Expected number of tasks are executed
sdk-red *	Reduction routine from the CUDA 7 SDK [34]	Last block (via atomic counter) combines block-local results	GPU result matches a CPU reference result
cub-scan *	Prefix scan from the CUB GPU library [32]	Blocks communicate partial results using MP style handshake	GPU result matches a CPU reference result
ls-bh *	Barnes-Hut N-body simulation from the Lonestar GPU benchmarks [11]	Various instances across three kernels	Final particle positions match results from reference implementation

^{*}These apps. contain fence instructions; we also consider variants without fences, using the names sdk-red-nf, cub-scan-nf, and ls-bh-nf

Table 4: The ten case studies we consider, derived from seven distinct applications

To evaluate thread randomisation, we experiment with each stressing strategy both with thread randomisation enabled and disabled, indicated by a + (enabled) or - (disabled) at the end of the stressing strategy name. For example, *sys-str*+ denotes systematic stressing with thread randomisation enabled. This leads to a total of eight testing environments.

Testing parameters Natively, we find that application executions terminate within 8 seconds across all our GPUs, dominated by initialisation of the CUDA framework with kernel execution itself accounting for a small fraction of total time. To catch timeout errors (i.e. weak behaviours effect the termination condition of the application), we set a timeout limit of 30 seconds per application execution. When memory stress is enabled, we randomly set the number of stressing blocks to a value between 15% and 50% of the number of thread blocks launched by the original application. To ensure that stressing is applied for at least as long as a kernel would normally execute, we configure the number of stressing loop iterations on a per application basis so that the stressing threads execute for roughly 10 times as long as the kernel takes to execute. Because kernel execution accounts for only a fraction of total execution time for an application, this has little impact on overall execution time.

For each combination of GPU (Tab. 1), application (Tab. 4) and testing environment, we repeatedly execute the application for one hour and record the number of erroneous runs observed. The number of executions varies between combinations, ranging from 160 for Titan/ct-octree/sys-str+ to 10,907 for 980/cbe-dot/no-str.

4.3 Results

The results of running combinations of environments, chips, and applications are summarised in Tab. 5. For each chip and environment, a/b means that we could observe erroneous

runs for b applications, and that in a of these cases we observed errors in more than 5% of the executions, in which case we say that the environment is *effective* in exposing errors for the application and chip. We bold the most effective strategy for each chip. For example, sys-str+ is the most effective strategy for K20, observing errors for eight applications, and exceeding the effectiveness threshold for seven.

Observed errors We observed weak behaviour in all applications except *sdk-red* and *cub-scan*. Because we observe weak behaviours in the fenceless versions of these applications (*sdk-red-nf* and *cub-scan-nf*), it appears that the fences included in the original applications do prevent errors. In contrast, we observed errors in both *ls-bh* and *ls-bh-nf*, showing that the fences included in *ls-bh* are insufficient.

We observe errors natively (*no-str-*) only for 3 chipapplication combinations: 770-cbe-ht, K5200-cub-scan-nf and C2075-ls-bh. Only Titan, using the sys-str- environment was effective at exposing errors in sdk-red-nf

Comparing strategies Environments with sys-str stress are always more capable (show errors in more applications and are effective in more applications) than any of the other stressing strategies. In many cases, other stressing strategies are only able to reveal weak behaviours in fewer than two applications, and are only effective for one application: cbe-ht. We did not find any applications for which cache-str, rand-str or no-str were able to reveal (or effectively reveal) errors not revealed by sys-str.

With the exception of Titan, *sys-str+* is the most effective environment for every chip. For Titan, the *sys-str-* is more effective than *sys-str-* for one application. On all chips except 980, *sys-str+* revealed weak behaviours in every application for which any environment could reveal weak behaviours, and is effective for most applications.

chip	no-str-	no- str +	sys-str-	sys-str+	rand-str-	rand-str+	cache-str-	cache-str+	Common sets of applications:
980	0/0	0/0	1 / 6	4 / 7*	0 / 2	0 / 0	0 / 2	0 / 2	
K5200	1 / 1	0/0	5 / 7*	7 */ 8 *	1*/ 1*	1*/ 2	1*/ 1*	1*/ 1*	1* – The lone application is <i>cbe-ht</i>
Titan	0/0	0/0	8 */ 8 *	7*/ 8*	0 / 2	0 / 2	1*/ 1*	1*/ 2	O* All amplications avacent
K20c	0/0	0/0	7*/ 7*	7 */ 8 *	1*/ 1*	0 / 1*	1*/ 1*	1*/ 1*	8* – All applications except sdk-red and cub-scan
770	1*/ 1*	0 / 1*	5 / 8*	6 / 8*	1*/ 1*	1*/ 1*	0 / 1*	1*/ 1*	sak rea and eno sean
C2075	0 / 1	1 / 2	5 / 8*	6 / 8*	1*/ 2	1*/ 3	1*/ 2	1*/ 4	7* – All applications except
C2050	0/0	1/3	5 / 7*	6 / 8*	1*/ 2	1*/ 3	1*/ 1*	1*/ 2	sdk-red, sdk-red-nf and cub-scan

Table 5: Summary of the effectiveness of the testing environments we consider with respect to the GPUs of Tab. 1

Effectiveness of thread randomisation Thread randomisation led to modest increases in effectiveness in most cases; although there were several exceptions, e.g. 980/rand-str.

Reported bugs The errors for *ct-octree*, *cbe-dot*, and *cbe-ht* provide empirical witnesses for the bugs reported via hand analysis in [8]. The unreported errors in *ls-bh* and *tpo-tm* have been acknowledged by the authors.

5. Program Hardening

We now turn to the problem of experimentally suppressing weak memory bugs by adding memory fences. While inserting fences to disallow weak memory bugs has been studied for CPUs (Sec. 7), these methods require a formal model. Though foundations of a model for PTX [39] (the intermediate representation underlying CUDA) have been proposed [8], there is no agreed memory model for CUDA. Thus we have no means of formally validating the necessity of fences. As a pragmatic alternative, we employ our testing to suggest a minimal set of fences that suffice to disallow weak memory bugs under our aggressive testing environment, a process we call empirical fence insertion; as discussed in Sec. 1 this can aid in understanding weak memory bugs, and in hardening applications against such bugs. In future, the suggested fences could be used as a starting point for a verification effort if a suitable memory model (and accompanying verification technique) become available.

We comment on the relation between the fences found by our insertion method and fences (a) prescribed by prior hand analysis and (b) already present in the original application.

5.1 Empirical fence insertion

We say that an application is *empirically stable* if the application exhibits no errors when executed for one hour under a testing environment (we use sys-str+). Given an application A containing no fences, let A+F denote the application after adding a given set of fences, F. Our goal is to find a set of fences F such that (a) A+F is empirically stable, and (b) A+F' is not empirically stable for any $F'\subset F$, i.e. empirically unnecessary fences are not present in F.

Starting with an application A and fence set F such that A+F is empirically stable (in practice, we take F to be the set of fences inserted after every memory access), our empirical fence insertion attempts to reduce the size of F

	inse	erted fences	agreeing	red.	time (r	nins.)
app.	init.	red. (Titan)	chips	min	med	max
cbe-ht	10	1	5	80	106	127
cbe-dot	4	1	5	62	63	65
ct-octree	33	1	5	67	69	735
tpo-tm	28	1	4	63	67	124
sdk-red-nf	6	1	4	63	72	258
cub-scan-nf	51	2	4	90	116	1407
ls-bh-nf	90	4	0	235	343	t.o

Table 6: Empirical fence insertion results

using $linear\ reduction$ and $binary\ reduction$; each reduction takes an integer-valued iteration argument I.

Linear reduction attempts to remove fences one at a time. For each fence $f \in F$, $A + (F \setminus \{f\})$ is executed for I iterations. If no errors are observed, f is immediately removed from F.

Binary reduction iteratively tries to remove half of the remaining fences: F is split into halves, F_1 and F_2 . Application $A+(F\setminus F_1)$ is executed for I iterations. If no errors are observed, F_1 is removed from F, and the process repeats. Otherwise, $A+(F\setminus F_2)$ is executed for I iterations. If no errors are observed, F_2 is removed from F and the process repeats. Otherwise, binary reduction terminates. In the worst case, binary reduction removes no fences, if A empirically requires multiple fences which are split between F_1 and F_2 .

For a given iteration argument I, empirical fence insertion uses binary reduction in an attempt to quickly reduce F, yielding a set of fences F_b to which linear reduction is then applied, yielding a set of fences F_l . If $A+F_l$ is found to be empirically stable, F_l is returned as a set of empirically required fences. Otherwise, the failure of empirical stability implies that the iteration count I used during reduction was not large enough. In this case, the reduction process restarts with the original fence set F and iteration count $2 \cdot I$.

5.2 Results

We experiment with the applications that contain no fences (i.e. omitting sdk-red cub-scan and ls-bh). We use I=32 initially and sys-str+ as the testing environment (given its effectiveness in Sec. 4), using a 24h timeout per application.

For each application, Tab. 6 shows how many fences were provided in the initial state, i.e., when inserted after every

memory access, and how many fences remained after the reduction methods converged on Titan (which often revealed errors most frequently). We show the number of cases (maximum of six) where fence insertion on other chips found the same fences as on Titan, as different chips may find different fences depending on how often testing reveals errors. The minimum, median, and maximum times for the reduction processes are shown.

In the case of all applications except *cub-scan-nf* and *ls-bh-nf*, insertion yielded a single fence on Titan. In most cases, the reduced fences found on other chips agree with the reduced fences found on Titan, showing that our method yields similar results across chips. The outlier chip is 770; which never found fences which agreed with Titan, often finding fences immediately following (in program order) the fences found on Titan. We have no hypothesis for this behaviour and attribute it to a quirk of 770. The other chip which did not agree with the majority was 980, which found no fences for *sdk-red-nf* and only one of the two fences for *cub-scan-nf* (thus the found fences may not be portable). The outlier application is *ls-bh-nf*, on which insertion for all chips timed out except on Titan and K20. The K20 solution is a subset of the Titan solution, differing by one fence.

In six of the applications, at least half of the chips found a reduced solution within two hours (median), and the fastest took just over an hour (needed to check for empirical stability). However we observed cases where the insertion method was inefficient. The timeouts in *ls-bh-nf* are due to both the large number of initial fences and the location of required fences (found by Titan)—binary reduction was unable to remove fences at a course level of granularity.

Evaluating reduced results Here we discuss the fences found by empirical fence insertion (on Titan) and how they relate to existing hand analysis and fences existing in the original application.

Prior hand analysis prescribed two fences for *cbe-ht* and *cbe-dot* [8]. The inserted fence corresponds to one of these fences; the other prescribed fence is redundant with a dependency and was not found by insertion. The same hand analysis prescribed four fences for *ct-octree*, one of which corresponds to the inserted fence. The other prescribed fences were either redundant with dependencies or involved a sequence of data-structure operations not occurring in the actual application.

The two inserted fences for *cub-scan-nf* correspond exactly to the provided fences in *cub-scan*, giving us high confidence in the empirical solution. The reduced fence for *sdk-red-nf* does not correspond to the provided fence in *sdk-red*; this solution may be consistent with a temporally bounded model [29] where extra instructions in one communicating thread can make up for the lack of fences in the other. The reduced fences for *ls-bh-nf* are a superset of the fences in *ls-bh* (as *ls-bh* showed errors with provided fences).




Figure 5: Cost of reduced vs. {no, conservative} fences

Because empirical fence insertion only hardens applications, it may give even empirically unsound results; e.g. 770 observes errors for *sdk-red-nf* (Tab. 5), but due to the infrequency of observed errors, empirical fence insertion suggested no fences.

6. The Cost of Fences

To better understand the performance cost associated with fences in GPU applications, we benchmark the applications of Sec. 5 when run natively (i.e., without a testing environment) under two fencing configurations. We compare the runtime and energy overhead w.r.t. the application containing no fences. Runtime is measured using CUDA events [36, p. 56]. For energy, NVML [38] is used to query GPU power usage throughout the execution. The average power reading is multiplied by the kernel runtime to estimate energy usage. Only K5200, Titan, K20, and C2075 support power queries. There are known inaccuracies when measuring GPU power this way [12, 15], thus we emphasise that our energy results are estimates. Results are averaged over 100 runs.

The two fencing strategies we consider are: a conservative fence strategy where a fence is placed after every memory access (*cons* fences) and the fences found during empirical fence insertion (*emp* fences). We compare an application with these fencing strategies applied to the application without fences (*no* fences). We record performance results only if the application passes the post-condition, although because applications rarely exhibit weak behaviours when run naively (see Sec. 4), this was not an issue.

Figure 5 shows a two scatter plots (logarithmic scale): the left graph shows energy consumption (in J) and the right graph shows runtime (in ms). Each point on the graph is a chip/application combination. A cross (resp. dot) with coordinates (x,y) indicates that execution consumed an estimated x J (left) or took x ms (right) with no fences, and an estimated y J (left) or y ms (right) with emp fences (resp. cons fences). The distance between a point (above the diagonal) and the diagonal represents the cost of the fencing strategy. Points close to the diagonal have little cost, while points further away have a higher cost.

There are a total of 93 and 54 data points for runtime and energy respectively. The graphs omit ten outlier points for runtime and three for energy. Unsurprisingly, we see no points below the diagonal, showing fences never decrease cost. We see that generally *cons* fences cost more than *emp* fences, given that dots appear further from the diagonal than the crosses. Runtime costs corresponds closely to energy costs (consistent with findings in, e.g. [45] for CPU systems). We comment on extreme cases for runtime comparisons (energy comparisons are similar) and give the median for both runtime and energy costs.

Comparing the cost of *cons* fences to *no* fences, we observe some dramatic results. The highest chip-application runtime cost is 35120% for the chip application combination of C2075/*cbe-ht*. In fact, for the three oldest chips (770, C2075 and 2050) we observe similarly high costs in several applications. The newer chips have less of a dramatic cost, the highest being 843% for K20/*cbe-ht*. The median runtime and energy costs are 174% and 171% respectively.

Comparing the cost of *emp* fences to *no fences*, we observe substantially smaller costs, which is to be expected given that *emp* fences are a subset of *cons* fences. The highest cost is 7052% for 770/*cbe-ht*. Like the previous comparisons, the oldest three chips have fairly extreme results; excluding these chips the highest cost is 131% for K20/*cbe-ht*. The median runtime and energy cost of *emp* fences are both very small (less than 3%). This can be seen on the graphs of Fig. 5 as many crosses are very close to the diagonal.

7. Related Work

Memory model testing Testing for weak behaviours on hardware has largely been for litmus tests. ARCHTEST, ran tests on x86 CPUs [14]. The LITMUS tool [3] runs tests on x86, IBM Power, and ARM chips.

Running litmus tests has recently been applied to GPUs with the tool GPU LITMUS [8]. This tool uses heuristics to try and observe weak behaviours on GPUs, including the thread randomisation method we adopt. GPU LITMUS implements a memory stress heuristic which inspired this work. However, the method and aims of [8] are fundamentally different to ours. Specifically, the aim in [8] was simply to show the existence of weak behaviours, using carefully crafted litmus tests for which the distance between communication locations is known, fixed and exploited. The stress heuristic could thus target locations immediately surrounding the communication locations. In contrast, we do not know the communication locations used by black box applications, and we cannot apply stress to data on which the application operates (this would compromise results of the application). Our aim is also bolder: to be able to provoke errors frequently, rather than merely show the existence of errors. Hence optimising for frequency of weak behaviours observed, with respect to idioms that have classically caused bugs, is at the heart of our novel stressing strategy.

Fence insertion Alglave et al. [6] survey static methods for inserting fences to restore sequential consistency in CPU applications (e.g. [24]), evaluating each method based on the number of fences inserted and the associated runtime overhead. They propose a new method based on linear programming. Joshi and Kroening [20] use bounded model checking to insert fences, not to restore sequential consistency but, as in our work, to restore sufficient orderings to satisfy specifications of the application. Using a demonic scheduler that delays memory accesses, Liu et al. consider finding and suppressing weak behaviours-related errors through dynamic analysis and fence insertion [26].

For GPUs, Feng and Shucai [16] benchmark a global barrier implementation with and without fences. They report observing no errors when the fences are omitted and high runtime costs when fences are included.

GPU program analysis Current GPU program analysis tools focus on data-race freedom, barrier properties and memory safety: GKLEE [25] uses concolic execution, while GPUVERIFY [10] is based on verification conditions and invariant generation. Extensions of these methods support atomic operations to a limited extent [9, 13], but neither provides a precise analysis accounting for weak behaviours. The CUDA-MEMCHECK [35] tool, provided with the CUDA SDK, dynamically checks for illegal memory accesses and data-races, but does not account for weak memory effects.

Weak memory program analysis Several methods exist to analyse programs under CPU memory models. The CD-SCHECKER tool [31] buffers loads and stores and is configured to simulate the C++11 memory model. The bounded model checker CBMC supports reasoning about weak memory either by transforming code to simulate weak effects, after which an analysis that assumes sequential consistency can be applied [4], or via a partial order relaxation of interleavings [5]. The JUMBLE [17] tool creates an execution environment which intentionally provides stale values (simulating weak behaviours) attempting to crash applications.

8. Conclusions and Future Work

We presented a testing environment, systematically designed through micro-benchmarking, that is effective in exposing weak behaviours in GPU applications. Our testing environment can be used for fence insertion, aiding in understanding and repairing weak memory bugs.

We see several avenues for future investigation: (a) the design of GPU weak memory-aware formal program analysis techniques (to enable verification of our empirically proposed fixes); (b) architectural investigation of the critical patches revealed by our micro-benchmarks, building on the insights into Nvidia GPUs provided by GPGPU-Sim [1]; (c) applying and evaluating our methods to CPU architectures and applications.

References

- [1] T. M. Aamodt and W. W. Fung. GPGPU-Sim 3.x manual, 2015. http://gpgpu-sim.org/manual/index.php/GPGPU-Sim_3.x_Manual.
- [2] D. A. F. Alcantara. *Efficient Hash Tables on the GPU*. PhD thesis, University of California, Davis, 2011.
- [3] J. Alglave, L. Maranget, S. Sarkar, and P. Sewell. Litmus: Running tests against hardware. TACAS, pages 41–44. Springer, 2011.
- [4] J. Alglave, D. Kroening, V. Nimal, and M. Tautschnig. Software verification for weak memory via program transformation. In *ESOP*, pages 512–532. Springer, 2013.
- [5] J. Alglave, D. Kroening, and M. Tautschnig. Partial orders for efficient bounded model checking of concurrent software. In *CAV*, pages 141–157. Springer, 2013.
- [6] J. Alglave, D. Kroening, V. Nimal, and D. Poetzl. Don't sit on the fence - A static analysis approach to automatic fence insertion. In CAV, pages 508–524. Springer, 2014.
- [7] J. Alglave, L. Maranget, and M. Tautschnig. Herding cats: Modelling, simulation, testing, and data mining for weak memory. ACM Trans. Program. Lang. Syst., 36(2):7:1–7:74, 2014
- [8] J. Alglave, M. Batty, A. F. Donaldson, G. Gopalakrishnan, J. Ketema, D. Poetzl, T. Sorensen, and J. Wickerson. GPU concurrency: Weak behaviours and programming assumptions. In ASPLOS, pages 577–591. ACM, 2015.
- [9] E. Bardsley and A. F. Donaldson. Warps and atomics: Beyond barrier synchronization in the verification of GPU kernels. In *NFM*, pages 230–245. Springer, 2014.
- [10] A. Betts, N. Chong, A. Donaldson, S. Qadeer, and P. Thomson. GPUVerify: A verifier for GPU kernels. In *OOPSLA*, pages 113–132. ACM, 2012.
- [11] M. Burtscher, R. Nasre, and K. Pingali. A quantitative study of irregular programs on GPUs. In *IISWC*, pages 141–151. IEEE, 2012.
- [12] M. Burtscher, I. Zecena, and Z. Zong. Measuring GPU power with the K20 built-in sensor. GPGPU, pages 28–36. ACM, 2014.
- [13] W. Chiang, G. Gopalakrishnan, G. Li, and Z. Rakamaric. Formal analysis of GPU programs with atomics via conflictdirected delay-bounding. In NFM, pages 213–228. Springer, 2013.
- [14] W. W. Collier. Reasoning About Parallel Architectures. Prentice-Hall, Inc., 1992. ISBN 0-13-767187-3.
- [15] J. Coplin and M. Burtscher. Power characteristics of irregular GPGPU programs. Workshop on Green Programming, Computing, and Data Processing (GPCDP), 2014.
- [16] W. Feng and S. Xiao. To GPU synchronize or not GPU synchronize? In *International Symposium on Circuits and Systems (ISCAS)*, pages 3801–3804, 2010.
- [17] C. Flanagan and S. N. Freund. Adversarial memory for detecting destructive races. PLDI, pages 244–254. ACM, 2010.
- [18] B. He and J. X. Yu. High-throughput transaction executions on graphics processors. *Proc. VLDB Endow.*, 4(5):314–325, 2011.

- [19] W.-m. W. Hwu. GPU Computing Gems Jade Edition. Morgan Kaufmann, 2011.
- [20] S. Joshi and D. Kroening. Property-driven fence insertion using reorder bounded model checking. In *FM*, pages 291–307. Springer, 2015.
- [21] Khronos Group. OpenCL: Open Computing Language. http://www.khronos.org/opencl.
- [22] L. Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. *IEEE Trans. Comput.*, pages 690–691, Sept. 1979.
- [23] N. M. Lê, A. Pop, A. Cohen, and F. Zappa Nardelli. Correct and efficient work-stealing for weak memory models. PPoPP '13, pages 69–80. ACM, 2013. ISBN 978-1-4503-1922-5.
- [24] J. Lee and D. A. Padua. Hiding relaxed memory consistency with a compiler. *IEEE Trans. Comput.*, 50(8):824–833, Aug. 2001.
- [25] G. Li, P. Li, G. Sawaya, G. Gopalakrishnan, I. Ghosh, and S. P. Rajan. GKLEE: concolic verification and test generation for GPUs. In *PPoPP*, pages 215–224. ACM, 2012.
- [26] F. Liu, N. Nedev, N. Prisadnikov, M. Vechev, and E. Yahav. Dynamic synthesis for relaxed memory models. In *PLDI*, pages 429–440, 2014.
- [27] D. Merrill, M. Garland, and A. Grimshaw. Scalable GPU graph traversal. In *PPoPP*, pages 117–128. ACM, 2012.
- [28] P. Misra and M. Chaudhuri. Performance evaluation of concurrent lock-free data structures on GPUs. ICPADS, pages 53–60. IEEE, 2012.
- [29] A. Morrison and Y. Afek. Temporally bounding TSO for fence-free asymmetric synchronization. In *ASPLOS 2015*, pages 45–58. ACM.
- [30] M. Nießner, M. Zollhöfer, S. Izadi, and M. Stamminger. Realtime 3D reconstruction at scale using voxel hashing. *ACM Trans. Graph.*, 32(6):169:1–169:11, 2013.
- [31] B. Norris and B. Demsky. CDSchecker: Checking concurrent data structures written with C/C++ atomics. In *OOPSLA*, pages 131–150. ACM, 2013.
- [32] Nvidia. CUB, April 2015. http://nvlabs.github. io/cub/.
- [33] Nvidia. CUDA C programming guide, version 7, March 2015. http://docs.nvidia.com/cuda/pdf/CUDA_C_Programming_Guide.pdf.
- [34] Nvidia. CUDA Code Samples, 2015. https://developer.nvidia.com/cuda-code-samples.
- [35] Nvidia. CUDA-memcheck, 2015. https://developer. nvidia.com/CUDA-MEMCHECK.
- [36] Nvidia. CUDA runtime API, March 2015. http://docs.nvidia.com/cuda/pdf/CUDA_Runtime_API.pdf.
- [37] Nvidia. cuRAND, version 7, March 2015. http://docs. nvidia.com/cuda/pdf/CURAND_Library.pdf.
- [38] Nvidia. NVML reference manual, March 2015. http://docs.nvidia.com/deploy/pdf/NVML_API_Reference_Guide.pdf.

- [39] Nvidia. Parallel thread execution ISA: Version 4.2, March 2015. http://docs.nvidia.com/cuda/pdf/ptx_isa_4.2.pdf.
- [40] J. Sanders and E. Kandrot. *CUDA by Example: An Introduction to General-Purpose GPU Programming*. Addison-Wesley Professional, 2010.
- [41] D. J. Sorin, M. D. Hill, and D. A. Wood. A Primer on Memory Consistency and Cache Coherence. Synthesis Lectures on Computer Architecture. Morgan & Claypool Publishers, 2011.
- [42] J. A. Stuart and J. D. Owens. Efficient synchronization primitives for GPUs. *CoRR*, abs/1110.4623, 2011. URL http://arxiv.org/abs/1110.4623.
- [43] S. Tzeng, A. Patney, and J. D. Owens. Task management for irregular-parallel workloads on the GPU. In *HPG*, pages 29– 37, 2010.
- [44] S. Xiao and W. Feng. Inter-block GPU communication via fast barrier synchronization. IPDPS, pages 1–12. IEEE, 2010.
- [45] T. Yuki and S. Rajopadhye. Folklore confirmed: Compiling for speed = compiling for energy. In *Languages and Compilers for Parallel Computing*, pages 169–184. Springer, 2014.