Verified Peephole Optimization for CompCert

Eric Mullen, Daryl Zuniga, Zach Tatlock, Dan Grossman University of Washington





Verified Compilers

X Leroy, Formal certification of a compiler back-end. POPL 2006

Verified Compilers

X Leroy, Formal certification of a compiler back-end. POPL 2006

Verified Compilers







X Yang, Y Chen, E Eide, J Regehr. Finding and Understanding Bugs in C Compilers. PLDI 2011 X Leroy, Formal certification of a compiler back-end.
POPL 2006

V Le, M Afshari, Z Su. Compiler Validation via Equivalence Modulo Inputs. PLDI 2014

Verified Compilers








X Yang, Y Chen, E Eide, J Regehr. Finding and Understanding Bugs in C Compilers. PLDI 2011 X Leroy, Formal certification of a compiler back-end. POPL 2006

V Le, M Afshari, Z Su. Compiler Validation via Equivalence Modulo Inputs. PLDI 2014

Verified Compilers










X Yang, Y Chen, E Eide, J Regehr. Finding and Understanding Bugs in C Compilers. PLDI 2011 X Leroy, Formal certification of a compiler back-end. POPL 2006

V Le, M Afshari, Z Su. Compiler Validation via Equivalence Modulo Inputs. PLDI 2014

Verified Compilers











```
Instr
Instr
Instr
Instr
Instr
Instr
SlowInstr
SlowInstr
Instr
```





```
Instr
Instr
Instr
Instr
Instr
Instr
SlowInstr
SlowInstr
Instr
```






```
Instr
Instr
Instr
Instr
Instr
Instr
SlowInstr
SlowInstr
Instr
```















Alive
Lopes et al
PLDI 15













































Local Proofs SlowInstr SlowInstr FastInstr FastInstr












































Evaluation









Evaluation

S. Bansal and A. Aiken, Automatic Generation of Peephole Superoptimizers,

Example Peephole ASPLOS 2006

subl movl decl %eax, %ecx

%ecx, %eax

%eax

%eax: A_0 %ecx: C_0

S. Bansal and A. Aiken,
Automatic Generation of
Peephole Superoptimizers,

ASPLOS 2006

Example Peephole ASPLOS 2006


subl movl decl %eax, %ecx %ecx, %eax

%eax




%eax: A₀ %ecx: C₀


```
subl %eax, %ecx
movl %ecx, %eax
decl %eax
```




```
subl %eax, %ecx movl %ecx, %eax decl %eax
```



```
subl %eax, %ecx
movl %ecx, %eax
decl %eax
```



```
subl %eax, %ecx
movl %ecx, %eax
decl %eax
```




%**ecx**: C₀


%**ecx**: C₀ - A₀

%**ecx**: C₀ - A₀

```
subl %eax, %ecx
movl %ecx, %eax
decl %eax
```



```
subl %eax, %ecx
movl %ecx, %eax
decl %eax
```




```
subl %eax, %ecx
movl %ecx, %eax
decl %eax
```

Recall: $x - y - 1 = x + \sim y$ for two's complement

```
      %eax:<br/>A_0
      %eax:<br/>C_0 - A_0
      %eax:<br/>C_0 - A_0 - 1

      %ecx:<br/>C_0
      %ecx:<br/>C_0 - A_0
      %ecx:<br/>C_0 - A_0
      %ecx:<br/>C_0 - A_0
```

```
subl %eax, %ecx
movl %ecx, %eax
decl %eax
```




subl movl decl

%eax, %ecx


%ecx, %eax

%eax






subl movl decl %eax, %ecx %ecx, %eax %eax notl addl



subl movl decl

%eax, %ecx %ecx, %eax %eax






```
subl
movl
decl
```

```
%eax, %ecx
%ecx, %eax
%eax
```







```
subl
movl
decl
```

```
%eax, %ecx
%ecx, %eax
%eax
```








subl movl decl %eax, %ecx %ecx, %eax %eax



```
      %eax:<br/>A_0
      %eax:<br/>C_0 - A_0
      %eax:<br/>C_0 - A_0 - 1

      %ecx:<br/>C_0
      %ecx:<br/>C_0 - A_0
      %ecx:<br/>C_0 - A_0
      %ecx:<br/>C_0 - A_0
```




subl movl decl %eax, %ecx %ecx, %eax %eax




```
      %eax:<br/>A_0
      %eax:<br/>C_0 - A_0
      %eax:<br/>C_0 - A_0 - 1

      %ecx:<br/>C_0
      %ecx:<br/>C_0 - A_0
      %ecx:<br/>C_0 - A_0
      %ecx:<br/>C_0 - A_0
```



subl movl decl %eax, %ecx %ecx, %eax %eax









subl movl decl %eax, %ecx %ecx, %eax %eax









subl movl decl %eax, %ecx %ecx, %eax %eax



notl addl







subl %
movl %
decl %

%eax, %ecx
%ecx, %eax
%eax









subl movl decl %eax, %ecx %ecx, %eax %eax









subl movl decl

%eax, %ecx %ecx, %eax %eax

notl addl





Local Correctness

Execution produces:

- Identical values in live registers
- No guarantees for dead registers
- Identical memories

Parameterization


```
subl %eax, %ecx
movl %ecx, %eax
decl %eax
```

Parameterization


```
∀ reg1, reg2,
reg1 ≠ reg2 →
```

```
subl reg1, reg2 notl reg1 addl reg2, reg1 decl reg1
```

Outline











Evaluation

Outline









Evaluation

Program Equivalence


Instr
Instr
Instr
Instr
Instr
Instr
SlowInstr
SlowInstr
Instr
Instr
Instr
Instr
Instr
Instr
Instr
Instr
Instr


Instr
Instr
Instr
Instr
Instr
Instr
FastInstr
FastInstr
Instr
Instr
Instr
Instr


Instr


Program Equivalence


Instr Instr Instr Instr Instr Instr Instr Instr Tprog: Prog: Instr Instr SlowInstr FastInstr SlowInstr FastInstr Instr . . .












*As long as a measure decreases



 σ

Original

Transformed



subl	%eax, %ecx	notl	%eax
movl	%ecx, %eax	addl	%ecx, %eax
decl	%eax	nop	

 σ

Original Transformed



subl	%eax, %ecx	notl	%eax	
movl	%ecx, %eax	addl	%ecx, %e	ax
decl	%eax	nop		

Original

Transformed

subl....%eax; %ecx notl %eax
movl %ecx, %eax addl %ecx, %eax
decl %eax nop

Original

Subl %eax, %ecx. notl %eax
movl %ecx, %eax addl %ecx, %eax
decl %eax nop

Original

Transformed



```
subl%eax, %ecxnotl%eaxmovl%ecx, %eaxaddl%ecx, %eaxdecl%eaxnop
```



Original

Transformed

```
subl%eax, %ecxnotl%eaxmovl%ecx, %eaxaddl%ecx, %eaxdecl%eaxnop
```





Program Properties

Necessary properties of programs to rewrite:

- Correct Liveness Information
- Single Entry
- Single Exit
- etc. (see paper)

```
decl %eax
pushl %esp
leal 0(%ecx,%edx,4), %esi
incl %edx
subl
       %eax, %ecx
    %ecx, %eax
movl
decl
       %eax
popl %edx
decl %edi
addl $31, %eax
```

```
decl %eax
pushl %esp
leal 0(%ecx,%edx,4), %esi
incl %edx
subl
       %eax, %ecx
movl %ecx, %eax
decl
       %eax
popl %edx
decl %edi
addl $31, %eax
```

```
decl %eax
pushl %esp
leal 0(%ecx,%edx,4), %esi
incl
    %edx
subl
       %eax, %ecx
       %ecx, %eax
movl
decl
       %eax
      %edx
popl
decl %edi
       $31, %eax
addl
```

```
decl %eax
pushl %esp
leal 0(%ecx,%edx,4), %esi
     %edx
subl
       %eax, %ecx
movl
      %ecx, %eax
decl
       %eax
      %edx
popl
decl %edi
       $31, %eax
addl
```

```
decl
       %eax
pushl %esp
leal 0(%ecx,%edx,4), %esi
incl %edx
       .L1
jmp
L1:
decl
       %eax
popl
     %edx
decl %edi
addl $31, %eax
```

```
L1:
decl
       %eax
pushl %esp
leal 0(%ecx,%edx,4), %esi
incl %edx
       .L1
jmp
L1:
decl
       %eax
       %edx
popl
decl %edi
addl $31, %eax
```

```
decl
       %eax
pushl %esp
leal 0(%ecx,%edx,4), %esi
incl %edx
       .L1
decl
       %eax
       %edx
popl
decl %edi
       $31, %eax
addl
```


```
L1:
decl
       %eax
pushl %esp
leal 0(%ecx,%edx,4), %esi
incl %edx
jmp
        .L1
L1:
decl
        %eax
       %edx
popl
decl %edi
       $31, %eax
addl
```

```
L1:
decl
        %eax
pushl %esp
leal 0(%ecx,%edx,4), %esi
incl %edx
jmp
        .L1
L1:
decl
        %eax
       %edx
popl
decl %edi
       $31, %eax
addl
```

Outline











Evaluation

Outline










Evaluation


subl %eax, %ecx notl %eax movl %ecx, %eax addl %ecx, %eax decl %eax %eax: %eax: %eax: %eax: %eax: %eax: %eax: $C_0 - A_0 - 1$ $C_0+\sim A_0$ %ecx: %ecx: %ecx: %ecx: %ecx: %ecx: %ecx: C_0 - A_0 C_0

subl %eax, %ecx
movl %ecx, %eax
decl %eax

notl

%eax
%ecx, %eax





leal 0(%ecx,%eax) %eax

leal 0(%ecx,%eax) %eax





addl %ecx, %eax

movl \$0, %eax


movl \$0, %eax

xorl %eax, %eax







Will a particular register be read before it's written at this program point?




Will a particular register be read before it's written at this program point?



- Iterative worklist style algorithm
- Verified against simulation style specification




- Iterative worklist style algorithm
- Verified against simulation style specification




* Verified assuming facts about calling convention

Outline












Evaluation

Outline











Evaluation


subl %eax, %ecx
movl %ecx, %eax
decl %eax

notl addl


%eax %ecx, %eax







%**eax**: C₀ - A₀ - 1



Exam

Recall:

 $x - y - 1 = x + \sim y$ for two's complement


%**eax**: C₀ - A₀ - 1



Assembly Semantics

```
Inductive val: Type :=
   Vundef: val
   Vint: int -> val
   Vlong: int64 -> val
   Vfloat: float -> val
   Vsingle: float32 -> val
   Vptr: block -> int -> val.
```

Addressing Memory




Addressing Memory

Load (0,2)

block bytes

Addressing Memory

Load (0,2)




```
Definition sub (v1 v2: val): val :=
 match v1, v2 with
    Vint n1, Vint n2 =>
     Vint(Int.sub n1 n2)
   Vptr b1 ofs1, Vint n2 =>
     Vptr b1 (Int.sub ofs1 n2)
   | Vptr b1 ofs1, Vptr b2 ofs2 =>
      if eq block b1 b2
       then Vint(Int.sub ofs1 ofs2)
       else Vundef
   , => Vundef
  end.
```



```
Definition sub (v1 v2: val): val :=
     Vint n1, Vint n2 =>
          Vint(Int.sub n1 n2)
     Vptr b1 (Int.sub ofs1 n2)
    Vptr b1 ofs1, Vptr b2 ofs2 =>
     if eq block b1 b2
      then Vint(Int.sub ofs1 ofs2)
      else Vundef
   , => Vundef
```

end.




```
Definition sub (v1 v2: val): val :=
 match v1, v2 with
   Vint n1, Vint n2 =>
     Vptr b1 ofs1, Vint n2 =>
          Vptr b1 (Int.sub ofs1 n2)
     if eq block b1 b2
      then Vint(Int.sub ofs1 ofs2)
      else Vundef
   _, => Vundef
```

end.




```
Vptr b1 ofs1, Vptr b2 ofs2 =>
   if eq_block b1 b2
   then Vint(Int.sub ofs1 ofs2)
   else Vundef
```

%**eax**: C₀ - A₀ - 1



 A_0 = Vptr b ofs1 C_0 = Vptr b ofs2


%eax: $C_0 - A_0 - 1$



 $A_0 = Vptr b ofs1$ $C_0 = Vptr b ofs2$

> %**eax**: C₀ - A₀ - 1

 $C_0 - A_0 - 1 =$ Vint (ofs2 - ofs1 - 1)



 A_0 = Vptr b ofs1 C_0 = Vptr b ofs2

> %**eax**: C₀ - A₀ - 1

 $C_0 - A_0 - 1 =$ Vint (ofs2 - ofs1 - 1) %**eax**: C₀+~A₀

 $C_0 + \sim A_0 =$ Vptr b ofs2 + Vundef = Vundef

New Semantics



Getting Between

```
pinj : md -> block -> ofs -> option int32
psur : md -> int32 -> option (block * ofs)
pinj has option return type due to pigeonhole
```

psur has option return type since whole address space not always in use

Behaviors getting between

```
pinj : md -> block -> ofs -> option int32
psur : md -> int32 -> option (block * ofs)
```

- pinj remembers a mapping
- pinj allows for pointer arithmetic (+)
- pinj is injective within the same block
- if pinj of b,ofs is NULL, that b,ofs are invalid for memory access
- pinj and psur are inverses when the b,ofs is valid for memory access
- pinj preserves pointer comparison within the same block

Behaviors getting between

```
pinj : md -> block -> ofs -> option
psur: md -> int32 -> option

• pini remembers a mapping
• pinj remembers a mapping
```

- · pinj allows for pointer arith
- pinj is injective within the
- if pinj of b,ofs is NOL
- are inverses when the b,ofs is valid for preserves pointer comparison within the same

Memory

Alloc Memory



Pointers — Integers



Memory



Memory




Memory


Pointers — Integers



Memory





Proof




*As long as allocation doesn't fail

Outline











Evaluation

Outline









Evaluation

S. Bansal and A. Aiken, Automatic Generation of Peephole Superoptimizers, ASPLOS 2006

S. Bansal and A. Aiken, Automatic Generation of Peephole Superoptimizers, ASPLOS 2006

Replace Subtraction with Not

```
subl %eax, %ecx notl %eax
movl %ecx, %eax addl %ecx, %eax
decl %eax
```

S. Bansal and A. Aiken, Automatic Generation of Peephole Superoptimizers, ASPLOS 2006

- Replace Subtraction with Not
- Conditional Jump to Conditional Move

```
test %ecx, %ecx
je .L0
mov %edx, %ebx
```



test %ecx, %ecx cmovne %edx %ebx

S. Bansal and A. Aiken, Automatic Generation of Peephole Superoptimizers, ASPLOS 2006

- Replace Subtraction with Not
- Conditional Jump to Conditional Move
- Swap Idiom to Exchange Instruction

```
mov %eax, %ecx
mov %edx, %eax
mov %ecx, %edx
```



xchg %eax, %edx

S. Bansal and A. Aiken, Automatic Generation of Peephole Superoptimizers, ASPLOS 2006

- Replace Subtraction with Not
- Conditional Jump to Conditional Move
- Swap Idiom to Exchange Instruction
- Conditional Mask to Conditional Move

```
setg %al mov $0, %eax movzbl %al, %eax cmovg %eax, %esi
```

S. Bansal and A. Aiken, Automatic Generation of Peephole Superoptimizers, ASPLOS 2006

- Replace Subtraction with Not
- Conditional Jump to Conditional Move
- Swap Idiom to Exchange Instruction
- Conditional Mask to Conditional Move
- Change Constant in Program Text

```
mov $8, %eax sub %ecx, %eax dec %eax
```



mov \$7, %eax sub %ecx, %eax

S. Bansal and A. Aiken, Automatic Generation of Peephole Superoptimizers, ASPLOS 2006

- Replace Subtraction with Not
- Conditional Jump to Conditional Move
- Swap Idiom to Exchange Instruction
- Conditional Mask to Conditional Move
- Change Constant in Program Text
- Eliminate Redundant Load

```
mov %eax, -20(%ebp) mov %eax, -20(%ebp) mov -20(%ebp), %ecx mov %eax, %ecx
```

28 peepholes verified

Average of 70 lines of proof per peephole

Code Size

	Specification	Proof	Total
Peek	6000	10000	16000
AsmBits	3300	5500	8800
Peephole Lib	2000	3100	5100
Total	11300	18600	29900

SHA-256

```
movl %eax, 56(%esp)
movl 56(%esp), %edx
andl $15, %edx
movl 0(%ecx,%edx,4), %eax
```

```
movl %eax, 56(%esp)
andl $15, %eax
movl 0(%ecx,%eax,4), %eax
```

A. Appel, Verification of a Cryptographic Primitive, TOPLAS 2015

SHA-256

```
movl %eax, 56(%esp)
movl 56(%esp), %edx
andl $15, %edx
movl 0(%ecx,%edx,4), %eax
```

4% speedup!

```
movl %eax, 56(%esp)
andl $15, %eax
movl 0(%ecx,%eax,4), %eax
```

Acknowledgements











Acknowledgements



Questions?









Evaluation

emullen@cs.washington.edu

Backup Slides