

# Exposing Errors Related to Weak Memory in GPU Applications


Tyler Sorensen
Imperial College London

Supervisor: Alastair F. Donaldson PLDI 2016






```
__global___ void dot(int *mutex, float *a, float *b, float *c) {
 int tid = threadIdx.x + blockIdx.x * blockDim.x;
 float temp = 0;
 while (tid < N) {
   temp += a[tid] * b[tid];
   tid += blockDim.x * gridDim.x;
 // local computation code omitted
 if (threadIdx.x== 0) {
   lock(mutex);
   *c += cache[0];
   unlock(mutex);
 _device___ void lock(int *mutex) {
while (atomicCAS(I, 0, 1) != 0);
__device__ void unlock(int *mutex) {
atomicExch(l, 0);
```



- Testing the code:
  - Run for 1 hour (~2 seconds per run) and check for errors

GPU dot product




Testing the code:

 Run for 1 hour (~2 seconds per run) and check for errors

No errors observed! Code is probably correct right?

GPU dot product




Testing the code:

 Run for 1 hour (~2 seconds per run) and check for errors

No errors observed! Code is probably correct right?

Wrong! Weak memory bug reported in previous work


GPU dot product



 Previous bug found through hand analysis by experts


This is laborious and no guarantees

GPU dot product



Our goals:


GPU dot product



#### Our goals:

 Create a method for programmers to find bugs


GPU dot product



#### Our goals:

- Create a method for programmers to find bugs
- Automatically suggest bug fixes


GPU dot product



 Developed a stress/fuzz testing environment

Run for 1 hour (~2 seconds per run)
 and check for errors

GPU dot product




 Developed a stress/fuzz testing environment


Run for 1 hour (~2 seconds per run)
 and check for errors

396 erroneous runs observed


GPU dot product



How to fix the bug?




```
__global___ void dot(int *mutex, float *a, float *b, float *c) {
 int tid = threadIdx.x + blockIdx.x * blockDim.x;
 float temp = 0;
 while (tid < N) {
   temp += a[tid] * b[tid];
   tid += blockDim.x * gridDim.x;
 // local computation code omitted
 if (threadIdx.x== 0) {
   lock(mutex);
   *c += cache[0];
   unlock(mutex);
 _device___ void lock(int *mutex) {
while (atomicCAS(I, 0, 1) != 0);
__device__ void unlock(int *mutex) {
atomicExch(l, 0);
```



```
__global___ void dot(int *mutex, float *a, float *b, float *c) {
 int tid = threadIdx.x + blockIdx.x * blockDim.x;
 float temp = 0;
 while (tid < N) { threadfence();</pre>
   temp += a[tid] * b[tid];
   tid += blockDim.x * gridDim.x;
 // local computation code omitted
 if (threadIdx.x== 0) {
   lock(mutex); threadfence();
   *c += cache[0];
   unlock(mutex);
 device void lock(int *mutex) { threadfence();
while (atomicCAS(I, 0, 1) != 0 ) threadfence();
__device__ void unlock(int *mutex) {threadfence();
atomicExch(I, 0);
```


GPU dot product



 Developed a stress/fuzz testing framework

Run for 1 hour (~2 seconds per run)
 and check for errors

GPU dot product




 Developed a stress/fuzz testing framework

Run for 1 hour (~2 seconds per run)
 and check for errors

0 erroneous runs observed

Did we fix it?

GPU dot product




0 erroneous runs observed


Did we fix it?

 Fences cost performance overhead:

60% runtime and energy overhead




```
__global___ void dot(int *mutex, float *a, float *b, float *c) {
 int tid = threadIdx.x + blockIdx.x * blockDim.x;
 float temp = 0;
 while (tid < N) { threadfence();</pre>
   temp += a[tid] * b[tid];
   tid += blockDim.x * gridDim.x;
 // local computation code omitted
 if (threadIdx.x== 0) {
   lock(mutex); threadfence();
   *c += cache[0];
   unlock(mutex);
 device void lock(int *mutex) { threadfence();
while (atomicCAS(I, 0, 1) != 0 ) threadfence();
__device__ void unlock(int *mutex) {threadfence();
atomicExch(I, 0);
```



```
__global___ void dot(int *mutex, float *a, float *b, float *c) {
 int tid = threadIdx.x + blockIdx.x * blockDim.x;
 float temp = 0;
 while (tid < N) {
   temp += a[tid] * b[tid];
   tid += blockDim.x * gridDim.x;
 // local computation code omitted
 if (threadIdx.x== 0) {
   lock(mutex);
   *c += cache[0];
   unlock(mutex);
 _device___ void lock(int *mutex) {
while (atomicCAS(I, 0, 1) != 0);
__device__ void unlock(int *mutex) { threadfence();
atomicExch(l, 0);
```

GPU dot product




0 erroneous runs observed

Did we fix it?

 Fences cost performance overhead:

60% runtime and energy overhead

GPU dot product




0 erroneous runs observed

Did we fix it?

 Fences cost performance overhead:

Less than 3% runtime and energy overhead

GPU dot product



#### 0 erroneous runs observed

Did we fix it?

 Fences cost performance overhead:

Empirically fixed, not formally fixed!

#### Roadmap

Background

Testing environment

Environment evaluation

Fence placement

#### Roadmap

Background

Testing environment

Environment evaluation

Fence placement

• consider the test known as message passing (MP)

initial state: $x = 0, y = 0$		
Thread 0	Thread 1	
a: $x \leftarrow 1$ ;	c: r1 $\leftarrow$ y;	
b: $y \leftarrow 1$ ;	$d: r2 \leftarrow x;$	
assert: $r1 = 1 \wedge r2 = 0$		

consider the test known as message passing (MP)

#### 

consider the test known as message passing (MP)

assert:  $r1 = 1 \land r2 = 0$ 

consider the test known as message passing (MP)

```
initial state: x = 0, y = 0

Thread 0

a: x \leftarrow 1;
b: y \leftarrow 1;

assert: r1 = 1 \land r2 = 0
```

## Message passing (MP) test

Tests how to implement a handshake idiom

	initial state: $x = 0$ , $y = 0$		
	Thread 0	Thread 1	
Data	$a: x \leftarrow 1;$	c: r1 $\leftarrow$ y;	
	b: $y \leftarrow 1$ ;	$d: r2 \leftarrow x;$	Data
	assert: $r1 = 1 \wedge r2 = 0$		

## Message passing (MP) test

Tests how to implement a handshake idiom

	initial state: $x = 0$ , $y = 0$		
	Thread 0	Thread 1	
	$a: x \leftarrow 1;$	c: $r1 \leftarrow y$ ;	Flag
Flag	$b: y \leftarrow 1;$	$d: r2 \leftarrow x;$	
	assert: $r1 = 1 \land r2 = 0$		•

## Message passing (MP) test

Tests how to implement a handshake idiom

initial state: $x = 0$ , $y = 0$	
Thread 0	Thread 1
a: $x \leftarrow 1$ ;	$\texttt{c: r1} \leftarrow \texttt{y;}$
b: $y \leftarrow 1$ ;	$d: r2 \leftarrow x;$
assert: $r1 = 1 \land r2 = 0$	Stale Data

Thread 0

Thread 1

a:  $x \leftarrow 1$ ;

c:  $r1 \leftarrow y$ ;

b:  $y \leftarrow 1$ ;

 $d: r2 \leftarrow x;$ 

assert:  $r1 = 1 \land r2 = 0$ 

#### Thread 0

Thread 1

a: 
$$x \leftarrow 1$$
;

c: 
$$r1 \leftarrow y$$
;

b: 
$$y \leftarrow 1$$
;

$$d: r2 \leftarrow x;$$

assert:  $r1 = 1 \land r2 = 0$ 

#### Interleaving 1

a:  $x \leftarrow 1$ ;

b:  $y \leftarrow 1$ ;

c:  $r1 \leftarrow y$ ;

d:  $r2 \leftarrow x$ ;

Final:  $r1 = 1 \land r2 = 1$ 

Thread 0

Thread 1

a:  $x \leftarrow 1$ ;

c:  $r1 \leftarrow y$ ;

b:  $y \leftarrow 1$ ;

d:  $r2 \leftarrow x$ ;

assert:  $r1 = 1 \land r2 = 0$ 

#### Interleaving 1

#### Interleaving 2

a:  $x \leftarrow 1$ ;

a:  $x \leftarrow 1$ ;

b:  $y \leftarrow 1$ ;

c:  $r1 \leftarrow y$ ;

c:  $r1 \leftarrow y$ ;

b:  $y \leftarrow 1$ ;

d:  $r2 \leftarrow x$ ;

 $d: r2 \leftarrow x;$ 

Final:  $r1 = 1 \land r2 = 1$  Final:  $r1 = 0 \land r2 = 1$ 

#### Thread 0

a:  $x \leftarrow 1$ ;

b:  $y \leftarrow 1$ ;

#### Thread 1

c:  $r1 \leftarrow y$ ;

 $d: r2 \leftarrow x;$ 

assert:  $r1 = 1 \land r2 = 0$ 

#### Interleaving 1 Interleaving 2 Interleaving 3 a: $x \leftarrow 1$ ; a: $x \leftarrow 1$ ; a: $x \leftarrow 1$ ; b: $y \leftarrow 1$ ; c: $r1 \leftarrow y$ ; c: $r1 \leftarrow y$ ; b: $y \leftarrow 1$ ; c: $r1 \leftarrow y$ ; $d: r2 \leftarrow x;$ b: $y \leftarrow 1$ ; d: $r2 \leftarrow x$ ; $d: r2 \leftarrow x;$

Final:  $r1 = 1 \land r2 = 1$  Final:  $r1 = 0 \land r2 = 1$  Final:  $r1 = 0 \land r2 = 0$ 

### initial state: x = 0, y = 0

#### Thread 0

a:  $x \leftarrow 1$ ;

b:  $y \leftarrow 1$ ;

#### Thread 1

c:  $r1 \leftarrow y$ ;

 $d: r2 \leftarrow x;$ 

assert:  $r1 = 1 \land r2 = 0$ 

Interleaving 1	Interleaving 2	Interleaving 3
a: $x \leftarrow 1$ ;	$a: x \leftarrow 1;$	a: $x \leftarrow 1$ ;
b: $y \leftarrow 1$ ;	c: $r1 \leftarrow y$ ;	c: $r1 \leftarrow y$ ;
c: r1 $\leftarrow$ y;	b: $y \leftarrow 1$ ;	$d: r2 \leftarrow x;$
d: $r2 \leftarrow x$ ;	$d: r2 \leftarrow x;$	b: $y \leftarrow 1$ ;
Final: $r1 = 1 \wedge r2 = 1$	Final: $r1 = 0 \land r2 = 1$	Final: $r1 = 0 \land r2 = 0$
Interleaving 4	Interleaving 5	Interleaving 6
c: r1 $\leftarrow$ y;	c: $r1 \leftarrow y$ ;	c: r1 $\leftarrow$ y;
a: $x \leftarrow 1$ ;	$a: x \leftarrow 1;$	$d: r2 \leftarrow x;$
b: $y \leftarrow 1$ ;	$d: r2 \leftarrow x;$	a: $x \leftarrow 1$ ;
d: $r2 \leftarrow x$ ;	b: $y \leftarrow 1$ ;	b: $y \leftarrow 1$ ;
Final: $r1 = 0 \land r2 = 1$	Final: $r1 = 0 \land r2 = 1$	Final: $r1 = 0 \land r2 = 0$

initial state: x	= 0, y = 0	0
------------------	------------	---

#### Thread 0

a:  $x \leftarrow 1$ ;

b:  $y \leftarrow 1$ ;

#### Thread 1

c:  $r1 \leftarrow y$ ;

d:  $r2 \leftarrow x$ ;

assertion cannot be satisfied by interleavings

assert:  $r1 = 1 \land r2 = 0$ 

Interleaving 1	Interleaving 2	Interleaving 3
a: $x \leftarrow 1$ ;	a: $x \leftarrow 1$ ;	$a: x \leftarrow 1;$
b: $y \leftarrow 1$ ;	c: $r1 \leftarrow y$ ;	c: r1 $\leftarrow$ y;
$c: r1 \leftarrow y;$	b: $y \leftarrow 1$ ;	$d: r2 \leftarrow x;$
$d: r2 \leftarrow x;$	$d: r2 \leftarrow x;$	b: $y \leftarrow 1$ ;
Final: $r1 = 1 \land r2 = 1$	Final: $r1 = 0 \land r2 = 1$	Final: $r1 = 0 \land r2 = 0$
Interleaving 4	Interleaving 5	Interleaving 6
c: $r1 \leftarrow y$ ;	c: $r1 \leftarrow y$ ;	c: r1 $\leftarrow$ y;
a: $x \leftarrow 1$ ;	a: $x \leftarrow 1$ ;	$d: r2 \leftarrow x;$
b: $y \leftarrow 1$ ;	$d: r2 \leftarrow x;$	$a: x \leftarrow 1;$
$d: r2 \leftarrow x;$	b: $y \leftarrow 1$ ;	b: $y \leftarrow 1$ ;
Final: $r1 = 0 \land r2 = 1$	Final: $r1 = 0 \land r2 = 1$	Final: $r1 = 0 \land r2 = 0$

### Weak memory models

can we assume assertion will never pass?

initial state: $x = 0, y = 0$	
Thread 0	Thread 1
a: $x \leftarrow 1$ ;	$\texttt{c: r1} \leftarrow \texttt{y;}$
b: $y \leftarrow 1$ ;	$d: r2 \leftarrow x;$
assert: $r1 = 1 \land r2 = 0$	

### Weak memory models

• can we assume assertion will never pass? No!

initial state: $x = 0, y = 0$	
Thread 0	Thread 1
$a: x \leftarrow 1;$	$\texttt{c: r1} \leftarrow \texttt{y;}$
b: $y \leftarrow 1$ ;	$d: r2 \leftarrow x;$
assert: $r1 = 1 \land r2 = 0$	

### Weak memory models

what happened?

 architectures implement weak memory models where the hardware is allowed to re-order certain memory instructions.

 weak memory models can allow weak behaviors (executions that do not correspond to an interleaving)

### Roadmap

Background

Testing environment


Environment evaluation


Fence placement

### Testing environment

 Goal: Design a testing environment to reveal weak memory behaviors in GPU applications

thread 0 ..... thread n Run application **Application Memory** 





### Litmus tests

#### Message Passing (MP)

initial state: x = 0, y = 0

Thread 1 Thread 2

a: x = 1; c: r1 = y;

b: y = 1; d: r2 = x;

weak behavior:  $r1 = 1 \land r2 = 0$ 

#### Load Buffering (LB)

initial state: x = 0, y = 0

Thread 1 Thread 2

a: r1 = x; c: r2 = y;

b: y = 1; d: x = 1;

weak behavior:  $r1 = 1 \land r2 = 1$ 

#### Store Buffering (SB)

initial state: x = 0, y = 0

Thread 1 Thread 2

a: x = 1; c: y = 1;

b: r1 = y; d: r2 = x;

weak behavior:  $r1 = 0 \land r2 = 0$ 

Where to stress:

Where to stress:

application memory



### Where to stress:

application memory



### Where to stress:

application memory



### Where to stress:

application memory



#### Where to stress:

application memory



### Where to stress:

application memory

• For each distance D:



For each scratchpad location I: scro

scratchpad memory



#### Where to stress:

application memory

• For each distance D:



For each scratchpad location I: scratchpad memory



### Where to stress:

application memory

• For each distance D:



• For each scratchpad location 1: scratchpad memory



### Where to stress:

application memory

• For each distance D:




• For each scratchpad location 1:


scratchpad memory




 Run MP, SB, LB at distance D litmus tests stressing only location I for 1000 iterations

#### Weak Behaviours for distance 0 for chip GTX\_Titan












application memory

Distance D


Weak Behaviours for distance 0 for chip GTX\_Titan








Index I stressed




scratchpad memory

Distance D

Weak Behaviours for distance 0 for chip GTX\_Titan




Index I stressed



Index I stressed

Vertical bar represents the magnitude of weak behaviors observed


#### Weak Behaviours for distance 0 for chip GTX\_Titan



Visualization samples


Visualization samples

Weak Behaviours for distance 183 for chip GTX\_Titan




Visualization samples

Weak Behaviours for distance 227 for chip GTX\_Titan



Visualization samples

Weak Behaviours for distance 129 for chip GTX\_Titan



What does this tell us?

What does this tell us?

 To reveal weak behaviors we only need to stress 1 in every 32 locations\*


We call a contiguous region of 32 elements a patch


How many patches can we effectively stress?


• If D is unknown (as in applications), we would like to stress as many disjoint patches as possible


Scratchpad has size of 64 patches

We try stressing a randomly selected n patches for values
 1 – 64 for n









## Memory stress

- Now we have a memory stressing strategy
  - Stress two random patches in the scratchpad

## Roadmap

Background

Testing environment

Environment evaluation

Fence placement

Observed weak memory issues in 8 applications

7 Nvidia chips (across 3 architectures)

Run applications for 1 hour

CHIP	No-stress	Stress
980		
K5200		
Titan		
K20c		
770		
C2075		
C2050		

CHIP	No-stress	Stress
980	0	
K5200	1	
Titan	0	
K20c	0	
770	1	
C2075	0	
C2050	0	

CHIP	No-stress	Stress
980	0	7
K5200	1	8
Titan	0	8
K20c	0	8
770	1	8
C2075	0	8
C2050	0	8

#### Some results:

- We provided empirical confirmation of 3 bugs reported in prior work
- We discovered unreported weak memory bugs in 2 applications

## Roadmap

Background

Testing environment

Environment evaluation

Fence placement

• Start with conservative fence placement

Attempt to remove fences

Use our testing framework as an unsound oracle

• If errors are observed, put fence back

App	Conservative Fences	Reduced Fences
cbe-ht	10	
cbe-dot	4	
ct-octree	33	
tpo-tm	28	
sdk-red	6	
cub-scan	51	
Is-bh	90	

App	Conservative Fences	Reduced Fences
cbe-ht	10	]
cbe-dot	4	1
ct-octree	33	1
tpo-tm	28	1
sdk-red	6	1
cub-scan	51	2
Is-bh	90	4

- Median overhead of reduced fences:
  - 4% energy
  - Less than 3% runtime
- Median overhead of consv. Fences
  - 63% energy
  - 59% runtime

#### Conclusion

 Stress/fuzz testing can be used to test applications for weak memory bugs

Stress is best tuned on micro benchmarks

 Fences in applications can be costly, but can be reduced with high confidence using stress/fuzz testing