EE 599 Spring 2020

Homework2

Jianqi Zhang<jianqiz@usc.edu>, 1052509893 2020/04/02

Github URL: https://github.com/JianqiZhang/EE599_Jianqi-Zhang_1052509893

1 Barrel Shifter [50 Points]

A Barrel Shifter is a logic circuit for shifting a word by a varying amount. It has a control input (select bits) that specifies the number of bit positions that it shifts. A Barrel Shifter is implemented with a sequence of shift multiplexers, each shifting a word by 2k bit positions for different values of k. The diagram below (Figure 1) shows a pipeline clock-wise barrel shifter for 8 inputs.




Figure 1: An Example Pipeline Barrel Shifter

Notice that we can shift the input elements by 0 - 7 elements using an implementation like Figure 1. Table 1 shows all the shifting possibilities for the above example. Similarly, a scalable Barrel Shifter with N inputs and maximum shift of N-1 can be implemented.

Table 1: All the shifting possibilities for the given example

Select[2]	Select[1]	Select[0]	Shift
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7


• Implementation: Using Xilinx Vivado Software (Use Zynq-7000 xc7z007 sclg225-2 FPGA)

Consider only 8-bit arithmetic. You must implement a scalable design.


- 1. Implement a barrel shifter design in Verilog which takes n inputs with 8 bits and shift them by r (value of r is passed to select bits and $r_{max} = (n-1)$).
- 2. For a 16 elements design with a maximum shift of 15, write a testbench and verify the waveforms.
- 3. Elaborate the design and include all the schematics screenshots of the modules in the report.
- 4. Synthesis the design and include the schematics screenshots in the report.
- 5. Generate Resource and timing estimations and include them in the report.
- 6. Redo parts 3, 4, 5 for 64 elements (with maximum shift of 63).

Schematics' screenshots are shown below:


a. 2 Inputs Mux is designed to select one 8 bits-input to output by the control signal.




b. Stage Register is acted as D Filp-Flop. In every stage, all 16 elements will go through the stage register to next stage so that build a pipeline architecture.



c. StageArray contains 16 Muxes and 1 stage register.




d. BarrelShifter is the top module of the design. For 16 elements barrel shifter, we need 4 stages connected end to end.




The total schematic is shown in the Appendix.

For a 16 elements test bench, we give 16 8-bit numbers as input, and after 2*16 = 32 clocks, the module will output sorted results. The waveform is shown as followed:



We can see input_tb includes 16 8-bit numbers, after 4 clocks, output_tb gives the number array which shift by 14.


Then, we change the number of shifting.




We can see input_tb includes 16 8-bit numbers, after 4 clocks, output_tb gives the number array which shift by 5.

The full synthesis schematic please see in the Appendix.

Resource Estimations:






Timing Estimation:


◆ Design Timing Summary


tup		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.609 ns	Worst Hold Slack (WHS):	0.127 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	384	Total Number of Endpoints:	384	Total Number of Endpoints:	513

Power Estimation:



Now redo for 64 inputs.





The full synthesis schematic please see in the Appendix. Resource Estimation:

```
1 Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
3 | Tool Version : Vivado v. 2019. 2.1 (win64) Build 2729669 Thu Dec 5 04:49:17 MST 2019
 4 Date
                  : Thu Apr 2 21:06:07 2020
5 | Host
                   : DESKTOP-06TLU5M running 64-bit major release (build 9200)
 6 | Command
                  : report_utilization -file BarrelShifter_utilization_synth.rpt -pb BarrelShifter_utilization_synth.pb
 7 Design
                  : BarrelShifter
 8 | Device
                   : 7z007sclg225-2
9 | Design State : Synthesized
10 : -
11
12 Utilization Design Information
13
14 | Table of Contents
15
16 1. Slice Logic
17 | 1.1 Summary of Registers by Type
18 2. Memory
19 3. DSP
20 4. IO and GT Specific
21 5. Clocking
22 6. Specific Feature
23 7. Primitives
24 8. Black Boxes
25 9. Instantiated Netlists
27 1. Slice Logic
                                                              45 1.1 Summary of Registers by Type
29
                                                              47
30
                                                              48
                                                             49 | Total | Clock Enable | Synchronous | Asynchronous |
31 | Site Type
                     | Used | Fixed | Available | Util% |
                                                             50
                                                             51 | 0
33 | Slice LUTs*
                       1537
                                    0 |
                                            14400 | 10.67 |
                                                             53 | 0 |
54 | 0
                                                                                                        Set
   | LUT as Logic
                          1537
                                    0 |
                                            14400 | 10.67 |
34
                                                                                             - 1
                                                                                                       Reset |
    LUT as Memory
                          0 |
                                    0 |
                                             6000 | 0.00 |
35
                                                                                           Set |
                                                                                                          - |
   | Slice Registers
                          3072
                                     0 |
                                            28800 | 10.67 |
                                                                 10
                                                              55 :
                                                                                          Reset
   | Register as Flip Flop | 3072 |
                                    0 |
                                            28800 | 10.67 |
                                                              56 | | 0
                                                                                Yes
   Register as Latch 0
                                    0 |
                                            28800 | 0.00 |
38
                                                                                                        Set
                                                              57 | 0
                                                                                 Yes |
                          0 |
39 | F7 Muxes
                                    0 |
                                            8800 | 0.00 |
                                                              58 | 3072 |
                                                                                 Yes |
                                                                                                       Reset |
40 | F8 Muxes
                         0 |
                                    0 |
                                             4400 | 0.00 |
                                                             59 | 0
                                                                                 Yes
                                                                                           Set |
                                                                                                         - i
41
                                                              60 I 0
                                                                                Ves |
                                                                                          Reset |
42 * Warning! The Final LUT count, after physical optimizations and
                                                              61
                                                 87 4. IO and GT Specific
64 2. Memory
                                                 90 +
67
                                                 91
                                                            Site Type
                                                                            | Used | Fixed | Available | Util% |
68 | Site Type | Used | Fixed | Available | Util% |
                                                 92 +
69
                                                 93 | Bonded IOB
   | RAMB36/FIFO* | 0 | 0 |
| RAMB18 | 0 | 0 |
                                                 94 | Bonded IPADs
                                                                             0 |
                                                                                       0 I
                                                                                                2 | 0.00 |
                                   50 | 0.00 |
                                                 95 | Bonded IOPADs
                                                                             1 0 1
                                                                                      0 I
                                                                                               130 l
                                                                                                     0.00
72 RAMB18
                                100 | 0.00 |
                                                     PHY CONTROL
                                                                                0 |
                                                                                       0 |
                                                                                                2 |
                                                                                                     0.00
                                                     PHASER_REF
                                                                                       0 |
                                                                                                      0.00
                                                                                0
74 * Note: Each Block RAM Tile only has one FIFO logic avail
                                                     OUT_FIFO
                                                                                                      0.00
                                                 99
                                                     | IN_FIFO
                                                                                0 |
                                                                                       0 |
                                                                                                8 |
                                                                                                      0.00
                                                100
                                                     IDELAYCTRL
                                                                                0 I
                                                                                       0 I
                                                                                                2 |
                                                                                                      0.00
                                                     IBUFDS
                                                101
                                                                                0 |
                                                                                       0 |
                                                                                               54
                                                                                                      0.00
                                                     PHASER_OUT/PHASER_OUT_PHY
                                                102
                                                103 | PHASER_IN/PHASER_IN_PHY
                                                                                0 I
                                                                                       0 |
                                                                                                8 I
                                                                                                      0.00
81 | Site Type | Used | Fixed | Available | Util% |
                                                104 | IDELAYE2/IDELAYE2 FINEDELAY
                                                                                0.1
                                                                                       0 I
                                                                                               100 L 0 00 L
                                                105 | ILOGIC
                                                                                       0 I
                                                                                               54 I 0.00 I
                                                                                0 I
83 | DSPs | 0 | 0 |
                               66 | 0.00 |
                                                106 | OLOGIC
                                                                                                     0.00
```

8/19

110	5. Clocking				
111					
112					
113	+				
114	Site Type	Used	Fixed	Available	Util%
115	+			+	
116	BUFGCTRL	1	0	32	3.13
117	BUFIO	0	0	8	0.00
118	MMCME2_ADV	0	0	2	0.00
119	PLLE2_ADV	0	0	2	0.00
120	BUFMRCE	0	0	4	0.00
121	BUFHCE	0	0	48	0.00
122	BUFR	0	0	8	0.00
123	+			+	

126	6. Specific Fe	ature			
127					
128					
129	+	+			++
130	Site Type	Used	Fixed	Available	Util%
131	+	+			++
132	BSCANE2	0	0	4	0.00
133	CAPTUREE2	0	0	1	0.00
134	DNA_PORT	0	0	1	0.00
135	EFUSE_USR	0	0	1	0.00
136	FRAME_ECCE2	0	0	1	0.00
137	ICAPE2	0	0	2	0.00
138	STARTUPE2	0	0	1	0.00
139	XADC	0	0	1	0.00
140	+	+			++

144			
143	7. Primitiv	es	
144			
145			
146	+	+	·
147	Ref Name	Used	Functional Category
148	+	+	·
149	LUT3	3072	LUT
150	FDCE	3072	Flop & Latch
151	IBUF	520	IO
152	OBUF	512	IO
153	LUT1	1	LUT
154	BUFG	1	Clock
155	+	+	·

Timing Estimation:


Design Timing Summary

ıp		Hold		Pulse Width	
Worst Negative Slack (WNS):	8.609 ns	Worst Hold Slack (WHS):	0.188 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	2560	Total Number of Endpoints:	2560	Total Number of Endpoints:	3073


Power Estimation:

invalid ewitching activity


Summary




Power estimation from Synthesized netlist. Activity



2 Systolic Array for Dense Matrix-Matrix Multiplicatio n [50 Points]



Internals of the PE



Example 3×3 Systolic Array

The Systolic Architecture consists of an array of processing elements, where data flows between neighboring elements, synchronously, from different directions. Processing element takes data from Top, Left, and output the results to Right, Bottom.


One of the main applications of Systolic Architecture is matrix multiplication. As the following figure depicts, in a, in b are inputs to the processing element and out a, out bare output to the processing element. out c is to get the output result of each processing element.


Processing elements are arranged in the form of an array. In the following example, we analyze, multiplication of 3×3 matrices, which can be easily extended. Let say the two matrices are A and B. Figure above depicts how matrix A and B are fed into PE array.

2.1 Implementation


Schematics' screenshots are shown below:


PE is designed to calculate the product of two 8 bits-input A and B, and accumulate all the products produced by own. Also, each PE will also transfer the two inputs to the next every clock. So there are a multiplier, an adder and three output register.






PERow is designed to build a row of systolic array. For a systolic array of $n \times n$ size, PERow contains n PEs.







The Top Module, which is SystolicArray consist of n PERows.




For a 16×16 size systolic array test bench, we give two 16×16 size matrices as input, and after $3 \times n - 1 = 47$ clocks, the module will output results. The waveform is shown as followed:









Here, we generate the two matrices by random. Using Verilog system function, we can easily generate the data and store them into two files Matrix_A.txt and Matrix_B.txt.

```
initial

begin : MATRIX_GENERATOR

A = $fopen("../../../Matrix_A.txt", "w");

B = $fopen("../../../Matrix_B.txt", "w");

for (i = 0; i < n; i = i + 1)

begin

for (j = 0; j < n; j = j + 1)

begin

matrix_A[i][j] = $random % 128;

matrix_B[i][j] = $random % 128;

col_buffer_tb[i] = 0;


row_buffer_tb[i] = 0;

sfwrite(A, "%d ", matrix_A[i][j]);

sfwrite(B, "%d ", matrix_B[i][j]);

end

$fclose(A);
$fclose(B);
end</pre>
```



Matrix_A.txt

🔚 labip2so	ript2.py⊠ 📙	WB_data.osv⊠	🔚 Instructio	nFetch.py🗵 🧧	ee599_assign	nent2_Q2.v⊠	ee599_essign	ment2_Q2_tb.v⊠	🔚 Hatrix_A.	txt🗵 📒 Metr	ix_B. txt⊠						
1	-127	-29	13	-110	13	61	12	-58	-86	-9	15	-50	-59	-67	-27	10	
2	32	-99	-109	-45	-43	-82	-49	10	-68	10	-40	-119	54	46	42	-15	
3	79	58	21	89	76	15	- 73	-36	9	-48	-47	12	72	61	-2	57	
4	-45	-8	73	42	-122	-100	-90	-93	-77	68	- 53	90	-19	-27	-33	68	
5	42	14	-102	-61	78	-118	-72	-72	19	-39	-51	-19	74	21	4	105	
6	8	-83	-82	28	41	6	-67	-16	58	122	-102	55	64	-74	92	120	
7	-37	121	-31	- 95	-48	- 75	65	-104	-13	-118	-88	- 95	-26	42	-115	-72	
8	72	19	-57	58	57	-76	-122	-14	-67	-28	41	14	-117	73	-11	107	
9	-82	18	-83	-62	13	24	-122	-69	83	-37	-124	-40	-72	-27	43	72	
10	33	-124	-106	-110	-79	-19	117	-89	-89	-71	91	81	42	-59	-4	-2	
11	-17	112	64	118	64	57	60	98	-31	-61	-122	65	-38	44	-15	54	
12	-98	85	-96	-76	-115	-7	-3	15	99	49	-107	-19	120	-46	70	16	
13	106	-86	-32	-117	-91	-94	-108	75	71	-71	80	12	-22	104	115	35	
14	73	-33	103	48	73	32	19	-86	-35	4	57	-46	-48	23	38	0	
15	-23	89	79	-47	119	-40	-60	-73	-80	53	7	105	1	0	- 59	-81	
16	47	120	-17	-107	96	-88	41	- 9	1	104	-86	-15	14	60	111	-81	
17																	


Matrix_B.txt

We can get the result from waveform, and we can also read from the output file Matrix_Result.txt. Then we write a Python script to verify the result.

And use python we can get the result as below.

```
12293.
20080.]
26906.
                                                                 -16209
-18234
-35348
                                                                                                                  15509.
                                                                                                   3324.]
9385.
                                                                 -7646.
26269.
50478.
                                                                                 -11898.
-26682.
-9924.
-26402.
                 38247
                                                                                                  13227.]
                 51370
13960
                                 -5816.
-23479.
                                                 -3119.
-31838.
                                                                                                 12086.
-1964.]
                                                                                                                                -11100.
                                                                                                                                14483.
                 56296
                                                 17478.
                                                                  29892
                                                                                                 26188
                                                                                                 21739.]
13080.
18945.]
                                                 -21713.
-11310.
6674.
22332.
                                                                 8916.
-26450.
15958.
                                                                                 17916.
19016.
-23286.
                                                                                                 -16025.
22804.]
                                                                                                                                 13360.
                                                                                                                 -27645. -27212.
                                                                 21627
-46575
                                                                                                 32473.]
13473.
                  2750
                                -14723.
22203.
2309.
-6161.
                                                                                 16825.
26897.
-5820.
                 49281
                                                                                                 12036.]
                                                                 -16335.
11320.
-17997.
25463.
-18794.
                 16883
-9227
                                                 24910
-4817
                                                                                                   1131.
5112.]
                                                                                                 2804.
21449.]
                                                                                                                  12475.
                                                                                                                                  4426.
                                                                                  38745
                -14788
-41526
                                14585.
13528.
                                                  4070.
8911.
8635.
                                 40363
                                                                                   1819
                                                                                                  34060.]
                -17637.
-8006.
-22704.
                                18361.
4528.
14955.
                                                                                                 1498.
-7739.]
-15743.
                                                                  4845
587
                                                                                                                                  -4438.
                                                 -15880
                                                                                                                  -4646. -26791.
                                                                 14619.
                                 31503.
13196.
                                                                                                 -5321.]
16266.
                                                 24687
                                               19933.
-10980.
-18273.
                  8891.
3003.
                                 46261.
                                                                                                  15065.]
                                -12245.
2470.
                                                                -45197.
-12789.
                                                                                                                                   1440.
-25636. -25827. 2470. -18273. -12789. -13635. 8057.]]
D:\XilinxPorject\Assignment2_Q2_SystolicArrayforDMM>
```

And compare the output file or waveform from the simulation, we can verify the correctness of systolic array.




Matrix_Result.txt

The synthesis schematic please see in the Appendix.

Resource Estimation for 16x16 size:

```
Copyright 1986-2019 Kilinx, Inc. All Rights Reserved.
    | Tool Version : Vivado v. 2019. 2.1 (win64) Build 2729669 Thu Dec 5 04:49:17 MST 2019
    Date
                  : Thu Apr 2 23:28:40 2020
    Host
                  : DESKTOP-06TLU5M running 64-bit major release (build 9200)
    Command
                    report_utilization -file SystolicArray_utilization_synth.rpt -pb SystolicArray_utilization_synth.pb
    Design
                    SystolicArray
    | Device : 7z007sclg225-2
    Design State : Synthesized
10
11
12
    Utilization Design Information
13
14 Table of Contents
15
16 1. Slice Logic
17
   1.1 Summary of Registers by Type
18 2. Memory
   3. DSP
19
20 4. IO and GT Specific
   5. Clocking
21
22 6. Specific Feature
23
    7. Primitives
24 8. Black Boxes
25 9. Instantiated Netlists
27 1. Slice Logic
```




Timing Estimation:





Power Estimation:

Summary



Now redo for 32x32 size.

The full synthesis schematic please see in the Appendix.

Resource Estimation:



Site Type	Used	Fixed	Available	Util9
Slice LUTs*	84992	0	14400	590.22
LUT as Logic	84992	0	14400	590.22
LUT as Memory	0	0	6000	0.00
Slice Registers	37376	0	28800	129.78
Register as Flip Flop	37376	0	28800	129.78
Register as Latch	0	0	28800	0.00
F7 Muxes	0	0	8800	0.00
F8 Muxes	0	0	4400	0.00

1.1 Summary of Registers by Type

Total	Clock Enable	Synchronous	Asynchronous
0	_		-
0	l _ l	-	Set
0	_	-	Reset
0	_	Set	-
0	_	Reset	-
0	Yes	-	-
0	Yes	-	Set
37376	Yes	-	Reset
0	Yes	Set	-
0	Yes	Reset	-

0	1.0	am	-

Site Type	Used	Fixed	Available	Util%
Block RAM Tile	0	0	50	0.00
RAMB36/FIF0*	0	0	50	0.00
RAMB18	0	0	100	0.00

* Note: Each Block RAM Tile only has one FIFO logic avails

3. DSP

Site Type	Used	Fixed	Available	Util%
DSPs	0	0	66	0.00

IO and GI Specific	Used	Pinal		
Site Type	Used	l Rivad		
Site Type	Used	Final		
		rixed	Available	Util%
Bonded IOB	22018	0	54	40774.01
Bonded IPADs	0	0	2	0.00
Bonded IOPADs	0	0	130	0.00
PHY_CONTROL	0	0	2	0.00
PHASER_REF	0	0	2	0.00
OUT_FIFO	0	0	8	0.00
IN_FIFO	0	0	8	0.0
IDELAYCTRL	0	0	2	0.0
IBUFDS	0	0	54	0.0
PHASER_OUT/PHASER_OUT_PHY	0	0	8	0.0
PHASER_IN/PHASER_IN_PHY	0	0	8	0.00
IDELAYE2/IDELAYE2_FINEDELAY	0	0	100	0.00
ILOGIC	0	0	54	0.00
OLOGIC	0	0	54	0.00
	Bonded IPADs Bonded IOPADs PMY_COUITROL PHASER_REF OUT_FIFO IN_FIFO IDELAYCTRL IBUFUS PHASER_OUT_PHASER_OUT_PHY PHASER_IN_PHASER_IN_PHY IDELAYEZ/IDELAYEZ_FINEDELAY ILOGIC	Bonded IPADs	Bonded IPADs	Bonded IPADs

5. Clocking

Site Type	Ī	Used	İ	Fixed	İ	Available	İ	Util%
BUFGCTRL	Ī	1	Ī	0	Ī	32	Ī	3. 13
BUFIO		0	I	0	Ī	8	I	0.00
MMCME2_ADV		0	I	0	Ī	2	Ī	0.00
PLLE2_ADV		0	I	0	Ī	2	Ī	0.00
BUFMRCE	I	0	I	0	I	4	Ī	0.00
BUFHCE	I	0	ĺ	0	ĺ	48	Ī	0.00
BUFR	ĺ	0	ĺ	0	ĺ	8	ĺ	0.00


26 6. Specific Feature

107

	Site Type	ĺ	Used		Fixed	I	Available	U	til%
į :		+		-		+		_	
1	BSCANE2	I	0		0	I	4		0.00
3	CAPTUREE2	I	0		0	I	1		0.00
į ;	DNA_PORT	I	0		0	I	1		0.00
	EFUSE_USR	I	0		0	I	1		0.00
	FRAME_ECCE2	I	0		0	I	1		0.00
	ICAPE2	I	0		0	I	2		0.00
	STARTUPE2	I	0		0	I	1		0.00
	XADC	I	0		0	I	1		0.00
١.		+		-		+		_	


7. Primitiv	es	
	_	
+		++
Ref Name	Used	Functional Category
+		++
LUT2	46080	LUT
FDCE	37376	Flop & Latch
LUT6	26624	LUT
LUT4	25600	LUT
OBUF	21504	IO
CARRY4	19456	CarryLogic
LUT5	6144	LUT
LUT3	6144	LUT
IBUF	514	IO
LUT1	1	LUT
BUFG	1	Clock
+		+
	Ref Name LUT2 FDCE LUT6 LUT4 OBUF CARRY4 LUT5 LUT3 LUT3 LUT3 LUT1	LUT2

Timing Estimation:



Power Estimation:

♦ Summary



Launch Power Constraint Advisor to find and fix

invalid switching activity

