# Lab Report No. 08:

# Complete Processor



By:

Jiaqing Wan(16), Jiaxin Zheng(19)

Instructor: Dr. Xi Zhou

Classnumber: ZM1501

NAU ID:

5358836, 5358840

December 15, 2017

#### I. INTRODUCTION

#### A. Objectives

In this lab, we will fully integrate, test, and demonstrate all parts of the microprocessor. The student will complete the design of the control unit for the fetch and execution of all instructions. Testing will be by simulation on ModelSim and by board demonstration.

### B. Background knowledge

2.1 What the procedures to fetch and execute one instruction in our 8-bit microprocessor? Using one example to help explain it.

Solution:

First, fetch upper byte 0x02 whose address is 0x00 from RAM and storing it into the IRU with incrementing PC. Then, fetch lower byte 0xE7 whose address is 0x01 from RAM and storing it into the IRL with incrementing PC. Finally, execute LOADI which means load 0xE7 to AC.

2.2 What is state machine? How many states are there in the state machine built in this lab?

Solution:

State machine is composed of state register and combinational logic circuit. It can transfer state according to control signal and preset state. It is a control center that coordinates related signal action and completes specific operation. There are 10 states in the state machine built in this lab.

2.3 Draw the state diagram of the state machine you built in this lab.

Solution:

We create 10 state in this lab, the control signal is clk and opcode. The state diagram as follow—




FIG. I.1 state machine of the project

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
000	02	E7	03	10	09	10	10	0A	
008	0E	03	04	FF	00	00	00	00	
010	00	00	00	00	00	00	00	00	

FIG. I.2 The initial of RAM

# C. Simulation strategy

State Name	State Code	Description/Action	Next State
Start	0	Immediately on RESET	PrepU
		No action	
PrepU	1	Prepare for upper byte instruction fetch	FetchU
_		$MAR \leftarrow PC$	
FetchU	2	Fetch upper byte of instruction	PrepL
		IRU← MDR, PC←PC+1	-
PrepL	3	Prepare for lower byte instruction fetch	FetchL
		MAR← PC	
FetchL	4	Fetch lower byte of instruction	Class 2
		IRL←MDR, PC←PC+1	
Class 2	В	Load the Accumulator	PrepU
		Load AC	-
PrepU	1	Prepare for upper byte instruction fetch	FetchU
•		MAR ← PC	
FetchU	2	Fetch upper byte of instruction	PrepL
		IRU← MDR, PC←PC+1	
PrepL	3	Prepare for lower byte instruction fetch	FetchL
		MAR← PC	
FetchL	4	Fetch lower byte of instruction	Class 4
		$IRL \leftarrow MDR, PC \leftarrow PC + 1$	
Class 4	D	Write AC into memory at IRL addr, Execute STORE 0x10	PrepU
		Load AC,STORE_MEM set	•
PrepU	1	Prepare for upper byte instruction fetch	FetchU
•		MAR←PC	
FetchU	2	Fetch upper byte of instruction	PrepL
		IRU←MDR, PC←PC+1	
PrepL	3	Prepare for lower byte instruction fetch	FetchL
	_	MAR←PC	
FetchL	4	Fetch lower byte of instruction	Class 3
	_	IRL←MDR, PC←PC+1	
Class 3	C	Memory data load to MDR[address], then through ALU	Class 3
	_	Load IRLSTORE_MEM set	
Class 3	C	Save result	PrepU
		Load AC	•
PrepU	1	Prepare for upper byte instruction fetch	FetchU
•		$MAR \leftarrow PC$	
FetchU	2	Fetch upper byte of instruction	PrepL
		$IRU \leftarrow MDR, PC \leftarrow PC + 1$	
PrepL	3	Prepare for lower byte instruction fetch	FetchL
		MAR←PC	
FetchL	4		Class 5
Class 5	E		PrepU
PrepU	1		FetchU
	_		
FetchU	2		Class 1
	_		
Class 1	Α	No action	PrepU
			· F -
$\operatorname{Prep} \operatorname{U}$	1	Fetch lower byte of instruction IRL←MDR, PC←PC+1 Load the Program Counter,Execute 0x0A Load AC,Load PC STORE_MEM set Prepare for upper byte instruction fetch MAR←PC Fetch upper byte of instruction IRU←MDR, PC←PC+1	

## D. Demonstration strategy

Input

Change Mode	RESET	CLK
KYE[3]	KEY[2]	KEY[0]

output Mode 0				
State	HEX5HEX4			
IRU Opcode	HEX3HEX2			
IRL addr vlaue	HEX1HEX0			
Mode	LEDR[8]			
PC	LEDR[70]			
Output Mode 1				
address	HEX5HEX4			
MDR	HEX3HEX2			
AC	HEX1HEX0			
Mode	LEDR[8]			
LOAD_AC	LEDR[6]			
LOAD_IRU	LEDR[5]			
LOAD_IRL	LEDR[4]			
LOAD_PC	LEDR[3]			
INCR_PC	LEDR[2]			
FETCH	LEDR[1]			
STORE_MEM	LEDR[0]			

## E. Contribution of each team member

Jiaxin Zheng: Write code.

Jiaqing Wan: Do simulation and write report.

#### II. LAB DETAILS

#### A. Instructor questions in the lab instruction

Have answered in the Background Knowledge.

#### B. VHDL code

#### CU.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;
           entity CU is port(
                               opcode :
                                                                                        in std_logic_vector (7 downto 0);
                                                                                      in std_logic ;
                                NFLG
                                                                                      in std_logic ;
                                ZFLG
                               RESET :
                                                                                    in std_logic ;
                                                                                      in std_logic ;
                                                                                                                                                                                                    --define the input signal
                               STATE :
                                                                                       out std_logic_vector (3 downto 0);
                                LOAD_AC :
                                                                                       out std_logic ;
                                                                                        out std_logic ;
                                LOAD_IRU :
                                LOAD_IRL :
                                                                                        out std_logic ;
                               LOAD_PC :
                                                                                      out std_logic ;
                               INCR_PC :
                                                                                out std_logic ;
                               FETCH : out std_logic ;
                               STORE_MEN: out std_logic
                                                                                                                                                                                              --define the output signal
                    );
           end CU;
            architecture behavioral of CU is
                    \textbf{type} \hspace{0.1cm} \textbf{state\_type} \hspace{0.1cm} \textbf{is} \hspace{0.1cm} \big( \hspace{0.1cm} \textbf{start} \hspace{0.1cm}, \hspace{0.1cm} \textbf{prepu} \hspace{0.1cm}, \hspace{0.1cm} \textbf{fetch1} \hspace{0.1cm}, \hspace{0.1cm} \textbf{class2} \hspace{0.1cm}, \hspace{0.1cm} \textbf{class3} \hspace{0.1cm}, \hspace{0.1cm} \textbf{class4} \hspace{0.1cm}, \hspace{0.1cm} \textbf{class5} \hspace{0.1cm} \big) \hspace{0.1cm} \big( \hspace{0.1cm} \textbf{state\_type} \hspace{0.1cm} \textbf{is} \hspace{0.1cm} \textbf{state\_type} \hspace{0.1cm} \textbf{
                                          --10 state_type
                      signal present_state , next_state : state_type;
           sync_proc: -- synchronous process
           process (RESET, CLK, opcode)
           begin
                    if RESET = '1' then
                                present_state <= start;
                       elsif (CLK'event and CLK = '0') then -- falling edge
                               present_state <= next_state;
                     end if;
           comb_proc: -- combinational process
           process (present_state , next_state ,opcode)
           begin
                      {\bf case}\ {\tt present\_state}\ {\bf is}
                                 when start =>
                                                                                                                                                 --state 1 start
                                                                                  <= \ x"\,0" \ ;
                                            STATE
                                            LOAD_AC
                                                                                      <= '0';
                                           LOAD_IRU <= '0';
                                      LOAD\_IRL \quad <= \ `0\ `;
```

```
LOAD \_PC \qquad <= \ \ '0 \ ';
  INCR_PC <= '0';
FETCH <= '0';
   STORE_MEN <= '0';
   next_state <= prepu;
when prepu =>
                                 --state 2 prepare to load IRU
  STATE
              <= x"1";
   LOAD_AC
                <= '0';
   LOAD_IRU
                <= '0';
   LOAD_IRL
                <= '0';
                <= '0';
   LOAD_PC
  INCR_PC <= '0';
  FETCH
              <= '1';
  STORE\_MEN \quad <= \ \ '0 \ ';
   \mathtt{next\_state} \quad <= \ \mathtt{fetchu} \ ;
                               --state 3 fetch U
when fetchu =>
  \begin{array}{lll} \text{STATE} & <= \text{ x" 2" ;} \\ \text{LOAD\_AC} & <= \text{ '0' ;} \end{array}
  LOAD_IRU <= '1';
  LOAD_{\blacksquare}IRL <= '0';
  LOAD \_PC \quad <= \ `0 \ `;
  INCR_PC <= '1';
   FETCH
                <= '0';
   STORE_MEN <= '0';
   case opcode is
     when x"00" =>
        next_state <= class1;
      when x"04" =>
        next_state <= class1;
      when others =>
        next_state <= prep1;
   \quad \mathbf{end} \ \mathbf{case}\,;
                               --state 4 prepare to load IRL
\mathbf{when} \ \mathtt{prep1} \ \Longrightarrow \\
  STATE
              <= x"3";
  LOAD\_AC <= '0';
  LOAD\_IRU \quad <= \ `0\ `;
   \label{eq:load_irl} LOAD\_IRL \qquad <= ~'0~';
  FETCH
  STORE\_MEN <= '0';
   next_state <= fetch1;
when fetch1 =>
                               --state 5 fetch
             <= x"4";
  STATE
              <= '0';
<= '0';
   LOAD_AC
   LOAD_IRU
   LOAD_IRL
                <= '1';
                <= ',0';
  LOAD PC
  INCR_PC <= '1';
   FETCH
                <= '0';
   STORE\_MEN \quad <= \ \ '0 \ ';
   case opcode is
      when x"01" =>
         next_state <= class3;
      when x"02" =>
         next_state <= class2;
      when x"03" =>
         next\_state <= class4;
      when x"05" =>
```

```
next_state <= class3;
      when x"06" =>
         next_state <= class2;
      when x"07" =>
         next_state <= class3;
      when x"08" =>
         next_state <= class2;
      when x"09" =>
         next_state <= class3;
      \mathbf{when} \ \ \mathbf{x"} \ \mathbf{0A"} \ \Longrightarrow
         next_state <= class3;
      when x"0B" =>
         next_state <= class3;
      \mathbf{when} \ \mathbf{x"} \ \mathbf{0C"} \ \Longrightarrow
         next_state <= class3;
      when x"0D" =>
         next_state <= class3;
      when x"0E" =>
         next_state <= class2:
      when x"0F" =>
         next_state <= class2;
      when x"10" =>
         next_state <= class5:
      when x"11" =>
         next_state <= class5;
      when x"12" =>
         next_state <= class5;
      when x"13" =>
         next_state <= class5;
      when x"14" =>
         next_state <= class5;
      \quad \text{when others} \; \Longrightarrow \;
         next_state <= prepu;
   end case;
                              --state 6 :class1
when class1 =>
  STATE
               <= x"A";
   LOAD\_IRU \qquad <= \ \ '0 \ ';
   \label{eq:load_irr} \mbox{LOAD\_IRL} \qquad <= \ \ '0 \ ';
   LOAD_PC
                <= '0';
  LOAD_PC <= "0";
INCR_PC <= '1';
              <= '0';
  FETCH
  STORE\_MEN <= '0';
  if opcode = x"04" then
  LOAD\_AC \quad <= \ '1\ ';
   next_state <= prepu;
  LOAD\_AC <= '0';
   next_state <= prepu;
   end if;
when class2 \Rightarrow
                             --state 7 :class2
  STATE <= x"B";
              <= '1';
   LOAD_AC
   LOAD_IRU
                <= '0';
   LOAD_IRL
                <= '0';
                <= '0';
   LOAD_PC
   INCR_PC <= '0';
   FETCH
              <= '0';
   STORE\_MEN \quad <= \ \ '0 \ ';
 next_state <= prepu;
```

```
when class3 => --state 8 :class3
          \begin{array}{ll} \text{STATE} & <= \text{ x"C" ;} \\ \text{LOAD\_IRU} & <= \text{ '0' ;} \end{array}
         LOAD_PC <= '0';
         INCR_PC <= '0';
         FETCH
                     <= '0';
         STORE\_MEN <= '1';
          LOAD\_IRL \qquad <= \ \ `0\ `;
          LOAD\_AC <= '0';
          next\_state <= class3\_2;
       when class3 - 2 \Rightarrow
                                      --state 8 : class3_2
         STATE \leq x"C";
          LOAD\_IRU \quad <= \ `0\ `;
         LOAD\_PC \quad <= \ `0\ `;
         INCR_PC
                    <= '0';
                       <= '0';
          FETCH
          STORE\_MEN \quad <= \ \ '0 \ ';
         LOAD\_IRL \qquad <= \ \ '0\ ';
         LOAD\_AC <= '1';
         next_state <= prepu;
       when class4 \Rightarrow
                                     --state 9 : class4
         STATE <= x"D";

LOAD_AC <= '1';

LOAD_IRU <= '0';
         STATE
          LOAD_IRL <= '0';
                       <= '0';
         LOAD_PC
         INCR_PC <= '0';
        FETCH <= '0';
         STORE\_MEN <= '1';
          next_state <= prepu;
                                      --state 10 : class5
       when class5 \Rightarrow
         STATE <= x"E";
LOAD_AC <= '1';
         LOAD_IRU <= '0';
         LOAD\_IRL <= '0';
         INCR\_PC \qquad <= \ `0\ `;
          FETCH
           \begin{array}{lll} \text{FETCH} & <= \ \ '0 \ '; \\ \text{STORE\_MEN} & <= \ \ '1 \ '; \\ \end{array} 
          if NFLG = '1' then
           LOAD_PC <= '1';
            else
            LOAD_PC <= '0';
          end if;
          next_state <= prepu;
      end case;
end process;
end behavioral;
```

## C. Block diagram




FIG. II.1 mcu\_tb Block diagram

### D. Simulation results and detailed explanation




FIG. II.2 Wave

$\mathbf{F}$	code	instruction	Feature result
Function	<b>1</b> 02 E7	AC←E7	AC=E7
Function	<b>2</b> 03 10	$MDR[x"10"] \leftarrow\!$	$\mathrm{MDR}[\mathrm{x"}10"]{=}\mathrm{E7}$
Function	<b>3</b> 09 10	$AC \longleftarrow 0\text{-}MDR[x"10"]$	AC=19
Function	<b>4</b> 10 0A	$PC \longleftarrow 0A$	PC=0A
Function	<b>5</b> 00 00	nop	nop




FIG. II.3 State machine viewer

#### E. Board demonstration result

The board demonstration result is following as the table at section "Simulation strategy" and the FIG: Wave.

In others case the result is the same logic we need.

### III. CONCLUSION

The lab is successful.

I realize all function we should achieve. The most difficulty things is the Instructor questions. I refer to manual and ask classmates that I solved it.