PROJECT A:

Complete Processor



By:

Jiaqing Wan(16)

Instructor: Dr. Xi Zhou

Class number: ZM1501 $\,$

January 2, 2018

I. STATE LIST/DIAGRAM

2 d d d d d d d d d d d d d d d d d d d		prepu prepu dass3_2 prepu prepu prepu prepu prepu prepu sP_LOAD	(opcode[0]).(lopcode[1]).(lopcode[2]).(lopcode[3]).(lopcode[4]).(lopcode[5]).(lopcode[6]).(lopcode[7]).(lopcode[1]).(lopco
3 d d d d d d d d d d d d d d d d d d d	dass3_2 dass3_2 dass4 dass5 fetch1 fetch1	dass3_2 prepu prepu prepu prepu prepu SP_LOAD	(iopcode[0]). (iopcode[1]). (iopcode[2]). (iopcode[3]). (iopcode[4]) + (iopcode[0]). (iopcode[1]). (iopcode[2]). (iopcode[3]). (
4 d d d d d d d d d d d d d d d d d d d	dass3_2 dass4 dass5 fetch1 fetch1	dass3_2 prepu prepu prepu prepu prepu SP_LOAD	(iopcode[0]). (iopcode[1]). (iopcode[2]). (iopcode[3]). (iopcode[4]) + (iopcode[0]). (iopcode[1]). (iopcode[1]). (iopcode[2]). (iopcode[3]). (
4 d d d d d d d d d d d d d d d d d d d	dass3_2 dass4 dass5 fetch1 fetch1	prepu	(iopcode[1]), (iopcode[1]), (iopcode[2]), (iopcode[3]), (iopcode[4]) + (iopcode[0]), (iopcode[1]), (iopcode[1]), (iopcode[2]), (iopcode[3]), (
5 d d d d d d d d d d d d d d d d d d d	dass4 dass5 fetch1	prepu SP_LOAD prepu prepu JSR_1 dass2	(iopcode[0]). (iopcode[1]). (iopcode[2]). (iopcode[3]). (iopcode[4]) + (iopcode[0]). (iopcode[1]). (iopcode[1]). (iopcode[2]). (iopcode[3]). (
6 dd 7 fe 8 8 8 fe 10 fe 11 fe 112 fe 113 fe 114 fe	dass5 fetch1	prepu SP_LOAD prepu JSR_1 dass2	(iopcode[0]). (iopcode[1]). (iopcode[2]). (iopcode[3]). (iopcode[4]) + (iopcode[0]). (iopcode[1]). (iopcode[1]). (iopcode[2]). (iopcode[3]). (
7 fe	fetch1	prepu JSR_1 dass2	(iopcode[0]). (iopcode[1]). (iopcode[2]). (iopcode[3]). (iopcode[4]) + (iopcode[0]). (iopcode[1]). (iopcode[2]). (iopcode[3]). (
99 fe 100 fe 111 fe 112 fe 113 fe 114 fe	fetch1 fetch1 etch1	prepu JSR_1 dass2	(iopcode[0]). (iopcode[1]). (iopcode[2]). (iopcode[3]). (iopcode[4]) + (iopcode[0]). (iopcode[1]). (iopcode[2]). (iopcode[3]). (
99 fe 100 fe 111 fe 112 fe 113 fe 114 fe	fetch 1 etch 1	JSR_1 dass2	(lopcode[2]). (lopcode[3]). (opcode[4]). (lopcode[6]). (lopcode[6]). (procode[0]). (lopcode[0]). (lopcode[1]). (lopcode[2]). (lopcode[3]). (lo
110 fe 111 fe 112 fe 114 fe	etch1	dass2	(opcode[5]) + (opcode[0]).(opcode[1]).(opcode[2]).(opcode[4]) (lopcode[5]).(lopcode[6]). (lopcode[6]). (lopcode[1]). (lopcode[1]
110 fe 111 fe 112 fe 114 fe	etch1	dass2	(!opcode[7]). (!opcode[1]). (!opcode[2]). (opcode[3]). (!opcode[4]). (!opcode[5]). (!opcode[6]). (!opcode[7]) + (!opcode[0]). (!opcode[1]). (!opcode[3]). (!opcode[4]). (!opcode[5]). (!opcode[7]) + (!opcode[0]). (!opcode[6]). (!opcode[6]). (!opcode[7]) + (!opcode[0]). (!opcode[7]). (!opcode[6]). (!opcode[6]). (!opcode[7]). (!opcode[6]). (!opcode[6]). (!opcode[6]). (!opcode[6]). (!opcode[6]). (!opcode[6]). (!opcode[7]).
11 fe 12 fe 13 fe 14 fe			(opcode[7]) + (lopcode[0]), (opcode[1]), (lopcode[2]), (lopcode[3]), (lopcode[4]), (lopcode[5]), (lopcode[6]), (lopcode[6]), (lopcode[6]), (lopcode[7]) + (lopcode[0]), (lopcode[2]), (lopcode[3]), (lopcode[7]), (lopcode[7]), (lopcode[7]), (lopcode[6]), (lopcode[6]), (lopcode[6]), (lopcode[6]), (lopcode[6]), (lopcode[7]), (lopcode[6]), (lopcode[7]), (lopcode[7]), (lopcode[7]), (lopcode[7]), (lopcode[7]), (lopcode[7]), (lopcode[6]), (l
12 fe 13 fe 14 fe	etch1	class3	(!opcode[7]) + (!opcode[0]).(opcode[1]).(!opcode[2]).(opcode[3]).(!opcode[4]).(!opcode[5]).
13 fe			(appode[7]) + (apcode[0]), (opcode[1]), (apcode[2]), (opcode[3]), (apcode[3]), (apc
13 fe	etch1	class4	(opcode[0]).(opcode[1]).(!opcode[2]).(!opcode[3]).(!opcode[4]).(!opcode[5]).(!opcode[6]).
		class5	(lopcode[7]) (lopcode[1]), (lopcode[1]), (lopcode[3]), (lopcode[4]), (lopcode[5]), (lopcode[6]), (lopcode[7]) + (lopcode[0]), (lopcode[1]), (lopcode[2]), (lopcode[3]), (lopcode[4]), (lopcode[5]), (lopcode[6]), (lopcode[7]) + (lopcode[0]), (lopcode[3]), (lopcode[3]), (lopcode[5]), (lopcode[5]), (lopcode[6]), (
			(!opcode[7])
15 fe	etchu	RTS_1	(opcode[0]).(!opcode[1]).(!opcode[2]).(opcode[3]).(opcode[4]).(!opcode[5]).(!opcode[6]).(!opcode[7])
	etchu	PUSH_1	(!opcode[0]).(opcode[1]).(opcode[2]).(!opcode[3]).(opcode[4]).(!opcode[5]).(!opcode[6]).(!opcode[7])
16 fe		prep1	(opcode[0]), (opcode[1]), (opcode[3]), (opcode[4]), (opcode[5]), (opcode[6]), (opcode[7]) + (opcode[0]), (opcode[7]), (opcode[7]) + (opcode[6]), (
17 fe	etchu	POP_1	(opcode[0]).(opcode[1]).(opcode[2]).(!opcode[3]).(opcode[4]).(!opcode[5]).(!opcode[6]).(!opcode[7])
18 fe	etchu	class1	(!opcode[0]).(!opcode[1]).(!opcode[3]).(!opcode[4]).(!opcode[5]).(!opcode[6]).(!opcode[7])
19 JS	SR_1	JSR_2	
20 JS	SR_2	JSR_3	
21 JS		prepu	
22 PC		POP_2	
23 PC		POP_3	
24 PC	OP_3	prepu	
25 pr	rep1	fetch1	
26 pr	repu	fetchu	
	USH_1	PUSH_2	
	USH_2	prepu	
29 R1		RTS_2	
30 R1	TS_2	RTS_3	
31 R		prepu	
2 SF	TS_3	prepu	
33 st	TS_3 P_LOAD	prepu	2

FIG. I.1 state table




FIG. I.2 state diagram

II. VHDL CODE FOR SP

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
entity sp is
  port (
     RESET :
                  in std_logic;
      CLK :
                   in std_logic;
      LOAD_SP :
                  in std_logic;
      INCR_SP : in std_logic;
      SUBT_SP : in std_logic;
      addrvalue : in std_logic_vector (7 downto 0);
      SP : inout std_logic_vector (7 downto 0)
  );
end sp;
{\tt architecture} \ \mathtt{behav} \ {\tt of} \ \mathtt{sp} \ {\tt is}
begin
   process(RESET, CLK, LOAD_SP, INCR_SP, SUBT_SP, addrvalue)
   begin
      if RESET = '1' then
         SP <= "00000000";
      elsif (CLK'event and CLK = '1') and LOAD_{-}SP = '1' then
      elsif (CLK'event and CLK = '1') and INCR_SP = '1' then
        SP <= SP + '1';
      elsif (CLK'event and CLK = '1') and SUBT_SP = '1' then
         SP \le SP - '1';
      else null;
      end if;
   end process;
end behav;
```

III. VHDL CODE FOR CONTROL UNIT

```
library IEEE;
{\tt use} \;\; {\tt IEEE.STD\_LOGIC\_1164.all} \; ;
         entity CU is port(
                          opcode :
                                                                         in std_logic_vector (7 downto 0);
                           NFLG
                                                                        in std_logic ;
                                                                       in std_logic ;
                          ZFLG
                          RESET :
                                                                      in std_logic ;
                                                                                                                                                  --define the input signal
                                                                      in std_logic ;
                         STATE :
                                                                  out std_logic_vector (3 downto 0);
                          LOAD_AC : out std_logic ;
                          LOAD_IRU :
                                                                       out std_logic ;
                          LOAD_IRL :
                                                                        out std_logic ;
                         LOAD_PC :
                                                                       out std_logic ;
                        INCR_PC :
                                                                       out std_logic ;
                         FETCH :
                                                                       out std_logic_vector (1 downto 0) ;
                          STORE_MEN: out std_logic ;
                                                                                                                                                     --define the output signal
                          \label{eq:load_sp} \text{LOAD\_SP} \quad : \qquad \quad \text{\bf out} \quad \text{std\_logic} \; := \; \ \ '0 \; ';
                           INCR_SP :
                                                                       out std_logic := '0';
                           SUBT_SP :
                                                                        out std_logic := '0';
                          AC0PC1 :
                                                                        \mathbf{out} \ \mathtt{std\_logic} \ := \ \ '0 \ '
               );
         end CU;
          architecture behavioral of CU is
                \textbf{type} \hspace{0.2cm} \textbf{state\_type} \hspace{0.2cm} \textbf{is} \hspace{0.2cm} (\textbf{start}\hspace{0.2cm}, \textbf{prepu}\hspace{0.2cm}, \textbf{fetchu}\hspace{0.2cm}, \textbf{prep1}\hspace{0.2cm}, \textbf{fetch1}\hspace{0.2cm}, \textbf{class2}\hspace{0.2cm}, \textbf{class3}\hspace{0.2cm}, \textbf{class3}\hspace{0.2cm}, \textbf{class4}\hspace{0.2cm}, \textbf{class5}\hspace{0.2cm}, \textbf{class5}\hspace{0.2cm}, \textbf{class6}\hspace{0.2cm}, \textbf{class6}\hspace{0.2c
                               SP\_LOAD, PUSH\_1, PUSH\_2, POP\_1, POP\_2, POP\_3, JSR\_1, JSR\_2, JSR\_3, RTS\_1, RTS\_2, RTS\_3);
                  {\bf signal \ present\_state} \ , \ {\tt next\_state} \ : \ {\tt state\_type} \ ;
         begin
         sync_proc: -- synchronous process
         {\tt process} \ ({\tt RESET}, \ {\tt CLK}, {\tt opcode})
         begin
               if RESET = '1' then
                          present_state <= start;
                  elsif (CLK'event and CLK = '0') then -- falling edge
                        present_state <= next_state;
                 end if;
         end process;
         comb_proc: -- combinational process
         process (present_state , next_state ,opcode)
          begin
                  case present_state is
                                                                                                                      --state 1 start
                          when start =>
                                                                  <= x"0";
                                   LOAD\_AC <= '0';
                                   LOAD\_IRU \quad <= \ \ '0 \ ';
                                    \label{eq:load_load_load} \mbox{LOAD\_IRL} \qquad <= \ \ '0 \ ';
                                    LOAD_PC
                                                                       <= '0';
                                    INCR_PC
                                                                       <= '0';
                                                                        <= "00";
                                    FETCH
                                   STORE_MEN <= '0';
                                   LOAD_SP
                                                                       <= '0';
                                   INCR_SP
                                                                      <= '0';
                                                               <= '0';
                                    SUBT_SP
                                    AC0PC1
                                                                       <= '0';
                                     next_state <= prepu;
                           when prepu =>
                                                                                                                    --state 2 prepare to load IRU
                                  STATE = x"1";
```

```
LOAD_AC <= '0';
   LOAD_IRU
               <= '0';
   LOAD_IRL <= '0';
               <= '0';
   LOAD_PC
   INCR_PC
               <= '0';
  LOAD_SP <= '0';
  INCR_SP
             <= '0';
   SUBT\_SP \quad <= \ '0';
   FETCH
                <= "01";
   STORE\_MEN \quad <= \ \ '0 \ ';
               <= '0';
   AC0PC1
   next_state <= fetchu;
when fetchu =>
                               --state 3 fetch U
  STATE
              <= x"2";
   \label{eq:load_ac} \mbox{LOAD\_AC} \quad <= \ \ '0 \ ';
               <= '1';
   LOAD_IRU
   LOAD_IRL
               <= '0';
               <= '0';
   LOAD_PC
  INCR_PC
               <= '1';
  LOAD_SP <= '0';
  INCR_SP
             <= '0';
   SUBT_{\bullet}SP \quad <= \ '0 \ ';
   FETCH
                <= "00";
   STORE\_MEN \quad <= \ \ '0 \ ';
   ACOPC1 \qquad \quad <= \quad \, ^{,}0 \,\, ^{,};
   case opcode is
     when x"00" =>
         next_state <= class1;
      when x"04" =>
        next_state <= class1;
      when x"16" =>
        next\_state <= PUSH\_1;
      when x"17" =>
        next_state <= POP_1;
      when x"19" =>
         next\_state <=RTS\_1;
      when others =>
         next_state <= prep1;
   end case;
                              --state 4 prepare to load IRL
when prep1 \Rightarrow
  STATE
               <= x"3";
  LOAD\_AC <= '0';
  LOAD\_IRU \quad <= \ `0\ `;
  LOAD\_IRL \quad <= \ '0 \ ';
               <= ',0';
   LOAD_PC
   INCR_PC
               <= '0';
               <= ',0';
   LOAD_SP
               <= '0';
  INCR SP
  SUBT_SP
             <= '0';
  FETCH
               <= "01";
  STORE\_MEN \quad <= \ \ '0 \ ';
  ACOPC1 \qquad \quad <= \quad \, ^{,}0\; ^{,};
   next_state <= fetch1;
when fetch1 =>
                               --state 5 fetch
               <= x"4";
  STATE
   LOAD_AC <= '0';
   LOAD\_IRU \quad <= \ \ '0\ ';
   LOAD\_IRL \qquad <= \ \ `1\ `;
  \label{eq:load_pc} \mbox{LOAD\_PC} \qquad <= \ \ '0 \ ';
```

```
INCR\_PC \qquad \quad <= \ \ '1 \ ';
            <= '0';
<= '0':
   LOAD_SP
               <= '0';
  INCR_SP
  SUBT_SP
               <= '0';
  FETCH
               <= "00";
  STORE\_MEN \quad <= \ \ '0 \ ';
  ACOPC1 \qquad \quad <= \ \ '0 \ ';
   case opcode is
     when x"01" =>
         next_state <= class3;
      when x"02" =>
         next_state <= class2;
      when x"03" =>
        next_state <= class4;
      when x"05" =>
         next_state <= class3;
      when x"06" =>
        next_state <= class2;
      when x"07" =>
         next_state <= class3;
      when x"08" =>
         next_state <= class2;
      when x"09" =>
         next_state <= class3;
      when x"0A" =>
         next_state <= class3;
      when x"0B" =>
         next_state <= class3;
      when x"0C" =>
         next_state <= class3;
      when x"0D" =>
        next_state <= class3;
      when x"0E" =>
        next_state <= class2;
      when x"0F" =>
         next_state <= class2;
      when x"10" =>
         next_state <= class5;
      when x"11" =>
         next_state <= class5;
      when x"12" =>
         next_state <= class5;
      when x"13" =>
        next_state <= class5;
      when x"14" =>
         next_state <= class5;
      when x"15" =>
        next_state <= SP_LOAD;
      when x"18" =>
         next_state <=JSR_1;
      when others \Rightarrow
         next_state <= prepu;
  end case;
when class1 \Rightarrow
                            --state 6 :class1
  STATE
              <= x"5";
  LOAD_JRU <= '0';
  LOAD\_IRL <= '0';
  \label{eq:load_pc} \mbox{LOAD\_PC} \qquad <= \ \ '0 \ ';
  INCR\_PC \qquad <= \ '1\ ';
```

```
LOAD_SP <= '0';
INCR_SP <= '0';
SUBT_SP <= '0';
   FETCH <= "00";
   STORE_MEN <= '0';
   AC0PC1 <= '0';
   if opcode = x"04" then
   LOAD\_AC \quad <= \ '1';
   next_state <= prepu;
   _{
m else}
   LOAD\_AC <= \ \ '0 \ ';
   next_state <= prepu;
   end if;
when class2 \Rightarrow
                                --state 7 : class 2
               <= x"6";
   STATE
               <= '1';
<= '0';
   LOAD_AC
   LOAD_IRU
   LOAD_IRL <= '0';
                <= '0';
  LOAD_PC
  INCR_PC <= '0';
  LOAD\_SP <= `0';
   INCR_SP
              <= '0';
   \mathrm{SUBT} \underline{\ }\mathrm{SP} \qquad <= \ \ ^{\prime}0\ ^{\prime};
   FETCH
                 <= "00";
   STORE\_MEN \quad <= \ '0';
                <= '0';
   AC0PC1
   next_state <= prepu;
when class3 =>
                                --state 8 :class3
                <= x"7";
  STATE
   \label{eq:load_lru} LOAD\_IRU \quad <= \ \ '0 \ ';
              <= '0';
   LOAD_PC
   INCR_PC
                 <= '0';
                <= '0';
  LOAD_SP
  INCR_SP <= '0';
  SUBT_SP <= '0';
  FETCH
                <= "00";
   STORE\_MEN \quad <= \ \ '0\ ';
   \label{eq:load_irr} \mbox{LOAD\_IRL} \qquad <= \ \ '0 \ ';
   LOAD\_AC \ <= \ `0\ `;
   ACOPC1 \qquad \quad <= \ \ '0 \ ';
   next_state <= class3_2;
when class3_2 =>
                                   --state 8 :class3
  STATE
               <= x"7";
   LOAD\_IRU \quad <= \ \ '0\ ';
   LOAD\_PC \quad <= \ \ '0 \ ';
   INCR_PC
                <= '0';
                 <= '0';
   LOAD_SP
                <= '0';
  INCR_SP
  SUBT_SP <= '0';
  FETCH
                <= "00";
   STORE\_MEN \quad <= \ \ '0\ ';
   \label{eq:load_load_load} \text{LOAD\_IRL} \qquad <= ~'0~';
   LOAD\_AC <= ``1";
   ACOPC1 \qquad \quad <= \ \ '0 \ ';
   {\tt next\_state} \ <= \ {\tt prepu} \, ;
when class4 =>
                               --state 9 : class4
              <= x"8";
   STATE
   LOAD\_AC \qquad <= \ \ '0\ ';
  LOAD\_IRU <= '0';
```

```
LOAD_IRL <= '0';
   LOAD_PC <= '0';
INCR PC <= '0':
                <= '0';
   INCR_PC
                <= ',0';
  LOAD_SP
  INCR_SP <= '0';
  SUBT_SP <= '0';
  FETCH
                <= "00";
  STORE\_MEN \quad <= \ '1';
   AC0PC1 <= '0';
   next_state <= prepu;
when class5 \Rightarrow
                               --state 10 : class5
               <= x"9";
  STATE
   LOAD\_AC \quad <= \ \ '0\ ';
  LOAD\_IRU <= '0';
  LOAD\_IRL \qquad <= \ \ '0\ ';
   INCR\_PC \qquad <= \ \ '0 \ ';
   LOAD_SP
                <= '0';
                <= ',0';
  INCR_SP
  SUBT_SP <= '0';
  FETCH <= "00";
  STORE\_MEN \quad <= \ \ '0 \ ';
   AC0PC1
               <= '0';
   if NFLG = '1' then
     LOAD\_PC \quad <= '1';
      else
    LOAD_PC <= '0';
   end if;
   next_state <= prepu;
when SP\_LOAD \Rightarrow
  {\rm STATE} \qquad \qquad <= \ x {\rm "A"} \ ;
   LOAD_AC
                <= ',0';
   LOAD_IRU <= '0';
  LOAD_IRL <= '0';
  LOAD_PC
                <= '0';
  INCR_PC <= '0';
  LOAD\_SP <= '1';
              <= '0';
   INCR_SP
   FETCH
                 <= "00";
   STORE\_MEN <= '0';
   next_state <= prepu;
when PUSH_1 =>
                            --SP = SP-1;
  \begin{array}{ll} \text{STATE} & <= \text{ } \text{x"B"} \text{ ;} \\ \text{LOAD\_AC} & <= \text{ } \text{'0'} \text{;} \end{array}
  STATE
               <= '0';
   LOAD_IRU
   \label{eq:load_lrl} LOAD\_IRL \qquad <= \ \ '0 \ ';
                <= '0';
   LOAD_PC
  INCR_PC
                <= '0';
  LOAD_SP <= '0';
  INCR_SP
              <= '0';
  SUBT\_SP <= '1';
   FETCH
                 <= "10";
   STORE\_MEN \quad <= \ \ '0 \ ';
   ACOPC1 \quad <= \ '0 ';
   next\_state <= PUSH\_2;
when PUSH_2 \Rightarrow -M[SP] < =AC
  \begin{array}{ll} \text{STATE} & <= \text{ x"B" ;} \\ \text{LOAD\_AC} & <= \text{ '0 ';} \end{array}
  LOAD\_IRU \quad <= \ `0\ `;
```

```
LOAD\_IRL \quad <= \ `0\ `;
  LOAD_PC <= '0';
INCR_PC <= '0';
  LOAD_SP
              <= ',0';
  INCR_SP <= '0';
  SUBT_SP <= '0';
  FETCH
              <= "10";
  STORE\_MEN \quad <= \ '1';
  ACOPC1 <= '0';
  next_state <= prepu;
                       when POP_1 =>
             <= x"C";
  STATE
  LOAD\_AC <= '0';
  LOAD\_IRU \quad <= \ \ '0 \ ';
  LOAD\_IRL \quad <= \ \ '0 \ ';
  LOAD \_PC \qquad <= \ \ '0 \ ';
  INCR_PC
              <= '0';
              <= '0';
  LOAD_SP
 INCR_SP <= '0';
 SUBT_SP <= '0';
 FETCH <= "10";
  STORE\_MEN \quad <= \ '0';
  next_state <= POP_2;
when POP_2 =>
                        ---AC<=M[SP]
  STATE
             <= x"C";
  LOAD_AC <= '1';
  LOAD_IRU <= '0';
  LOAD\_IRL <= '0';
  LOAD\_PC \quad <= \ `0\ `;
  INCR\_PC \qquad <= \ \ '0\ ';
              <= '0';
  LOAD_SP
  INCR_SP
              <= '0';
              <= '0';
  SUBT_SP
 FETCH <= "10";
 STORE\_MEN <= '0';
  next\_state <= POP\_3;
                       --SP <= SP+1
when POP_3 \Rightarrow
  STATE
             <= x"C";
  LOAD_AC
              <= '0';
  LOAD_IRU <= '0';
  LOAD_IRL <= '0';
  LOAD_PC <= '0';
  INCR\_PC = '0';
  LOAD\_SP \quad <= \ '0 \ ';
            <= '1';
  INCR_SP
  SUBT_SP <= '0';
FETCH <= "00";
  STORE_MEN <= '0';
  AC0PC1 <= '0';
  next_state <= prepu;
  LOAD_AC
\label{eq:sp-1}  \mbox{when } \mbox{JSR\_1} \implies \qquad --\mbox{SP} \mbox{=-SP} -1
  STATE
  LOAD_IRU <= '0';
  LOAD_IRL <= '0';
  LOAD_PC
              <= '0';
  INCR_PC <= '0';
  \label{eq:load_sp} \mbox{LOAD\_SP} \qquad <= \ \ '0 \ ';
  INCR\_SP \qquad <= \ \ '0\ ';
```

```
SUBT_SP <= '1';
FETCH <= "00";
STORE_MEN <= '0';
  AC0PC1 <= '0';
  next_state <= JSR_2;
when JSR_2 \Rightarrow -M[SP] < PC
 STATE <= x"D";
LOAD_AC <= '0';
LOAD_IRU <= '0';
   LOAD_IRL <= '0';
  LOAD_PC
                <= '0';
  INCR_PC <= '0';
  LOAD\_SP <= '0';
  INCR\_SP <= '0';
  SUBT\_SP <= \ \ `0\ \ `;
  FETCH <= "10";
STORE_MEN <= '1';
AC0PC1 <= '1';
  next_state <= JSR_3;
when JSR_3 => --PC<=address
  STATE
             <= x"D";
  \label{eq:load_dc} \mbox{LOAD\_AC} \quad <= \ \ '0 \ ';
   LOAD_IRU
              <= '0';
   \label{eq:load_IRL} LOAD\_IRL \qquad <= \ \ '0 \ ';
                <= '1';
   LOAD_PC
  INCR_PC <= '0';
  LOAD_SP <= '0';
  INCR_SP <= '0';
  SUBT\_SP <= \ \ `0\ \ `;
  FETCH
               <= "00";
  STORE\_MEN \quad <= \ \ '0 \ ';
   ACOPC1 \qquad \quad <= \ \ '0 \ ';
   next_state <= prepu;
STATE = x^*E^*;
  LOAD\_AC \quad <= \ `0\ `;
  LOAD\_IRU \qquad <= \ \ '0\ ';
   \label{eq:load_irl} \mbox{LOAD\_IRL} \qquad <= \ \ '1 \ ';
               <= '0';
   LOAD_PC
  INCR_PC
               <= ',0';
  LOAD_SP <= '0';
  INCR_SP <= '0';
  SUBT\_SP <= '0';
  FETCH
               <= "10";
  STORE\_MEN \quad <= \ \ '0\ ';
   ACOPC1 \qquad \quad <= \ \ '0 \ ';
   next_state <= RTS_2;
when RTS_2 \Rightarrow
                          ---PC<=M[SP]
  STATE = x^*E^*;
  LOAD\_AC <= '0';
  LOAD\_IRU <= '0';
   LOAD\_IRL \qquad <= \ \ '1 \ ';
   LOAD_PC
               <= '1';
   INCR_PC
                <= '0';
               <= '0';
   LOAD_SP
  INCR_SP <= '0';
  SUBT\_SP \quad <= \ \ '0 \ ';
   FETCH <= "00";
  STORE\_MEN \quad <= \ \ '0\ ';
```

```
AC0PC1 <= '0';
          next_state <= RTS_3;
      when RTS_3 \Rightarrow
                                  --SP<=SP+1
         STATE
                       <= x"E":
                       <= '0';
          LOAD_AC
                       <= '0';
          LOAD_IRU
          LOAD_IRL
                       <= '0';
          LOAD_PC
                       <= '0';
          INCR_PC
          LOAD_SP
                       <= '1';
          INCR_SP
                       <= '0';
          SUBT_SP
          STORE_MEN
                       <= '0';
          AC0PC1
                       <= '0';
          next_state <= prepu;
      \label{eq:when others} \text{ => } \text{ null}\,;
   end case;
end process;
end behavioral;
```

IV. SIMULATION RESULTS FOR ACTIVITY

Test for N is 3.




FIG. IV.1 Part A




FIG. IV.2 Part B




FIG. IV.3 Part C




FIG. IV.4 Part D

V. ASSEMBLY LANGUAGE CODE AND MIF FILE

Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
000	15	FF	02	02	16	08	01	14	
008	04	18	50	17	10	0C	00	00	P
010	00	00	00	00	00	00	00	00	
018	00	00	00	00	00	00	00	00	
020	00	00	00	00	00	00	00	00	
028	00	00	00	00	00	00	00	00	
030	00	00	00	00	00	00	00	00	
038	00	00	00	00	00	00	00	00	
040	00	00	00	00	00	00	00	00	
048	00	00	00	00	00	00	00	00	
050	17	03	49	00	00	17	03	54	lT
058	05	53	03	53	01	54	14	55	.S.S.T.U
060	01	53	16	01	49	16	19	00	.SI
068	00	00	00	00	00	00	00	00	

FIG. V.1 mif file

Addr	+1	+2	Assembly	anguage code Explain			
0	15	FF	LOADSP	FF	load sp to FF		
2	02	02	LOADI	02	load N=2 to AC		
4	16		PUSH		push N=2 to stack		
5	08	01	SUBTI	01	AC=N=N-1		
7	14	04	JNZER	04	if n!=0 ,then jump to address 4		
9	18	50	JSR	50	jump to address 50		
0B	17		POP		pop the result		
0C	10	0C	JUMP	0C	stop instruction in 0C		
49							
50	17		POP		POP the subroutines address		
51	13	49	STORE	49	store the address in M[49]		
53	00	00	NOP		for store the result in M[53]		
					for store the N value in M[54]		
55	17		POP		Push N value		
56	03	54	STORE	54	store the N value in M[54]		
58	05	53	ADD	53	add the N to M[53]		
60	03	53	STORE	53	store the result in M[53]		
62	01	54	LOAD	54	load N value in AC		
64	14	55	JNZER	55	if N!=0,then jump to address 55		
66	01	53	LOAD	53	load result in AC		
68	16		PUSH		push result in stack		
69	01	49	LOAD	49	load the subroutines address from M[49]		
71	16		PUSH		push subroutines address into stack		
72	19		RST		return to the main program		