Lab Report No. 01:

SIMPLE CIRCUIT



By: Jiaqing Wan

Instructor: Dr. Xi Zhou

Class number: ZM1501

ID: 2015214696

September 16, 2017

I. INTRODUCTION

A. Purpose

The purpose of today's experiments are familiar with the use and operation of AlteraQuartus software, and learn to use simulation tools to build the foundation for future learning VHDL.

At the completion of this lab, the student will be able to:

- Set up a Quartus II project, specify a revision, create graphical files, and compile a design
- Create a force file used in ModelSim, simulate, and verify the correct functional operation
- Program the Altera FPGA board with the correct pin assignments and demonstrate the correct operation of the circuit

B. Equipment

There is a minimal amount of equipment to be used in this lab. The few requirements are listed below:

- Quartus II Software (v13.0 or others)
- Computer capable of running the software mentioned
- The DE1_SoC Developer Board (For Hardware Simulation)

C. Part I: Simulation and realization of a simple two-input OR gate

1. Block diagram




FIG. 1: or2in.bdf

2. VHDL code

```
1 LIBRARY ieee;
   USE ieee.std_logic_1164.all;
   LIBRARY work;
   ENTITY or 2 in IS
      PORT
          sw0 \ : \quad \textbf{IN} \quad \text{STD\_LOGIC}\,;
          sw1 : IN STD_LOGIC;
          ledr0 : OUT STD_LOGIC
11
      );
13 END or 2 in;
15 ARCHITECTURE bdf_type OF or2in IS
17
19
   BEGIN
21
   ledr0 \le sw1 OR sw0;
25
   END bdf_type;
```

3. Functional simulation results

Write the test code:

```
# force file for two-input logic gate

# comment: need a # followed by a space
force sw0 0;# comment: after a command, need a semicolon

force sw1 0
run 100ns

force sw0 1
run 100ns

force sw1 1
run 100ns

force sw0 0
run 100ns

force sw0 0
run 100ns
```

The results are as follows:




FIG. 2: or2in wave

D. Part II: Simulation and realization of a three-input AND gate

- 1. In the same project, create a new revision named and3in based on revision or2in.
- 2. Set and3in as current revision and generate the block diagram.
- 3. Set and3in as top-level entity by going to Project> Set as top-level entity.
- 4. Compile your diagram and run functional simulation following the Altera tutorial.
- 5. Download your design to the Altera board and demonstrate your result.

Write VHDL code:

```
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  LIBRARY work;
5
  ENTITY and 3 in IS
    PORT
        sw0 : IN STD_LOGIC;
9
        sw1 : IN STD\_LOGIC;
        sw2 : IN STD\_LOGIC;
11
        ledr1 : OUT STD_LOGIC
    );
13
  END and3in;
15
  ARCHITECTURE bdf_type OF and3in IS
17
19
  BEGIN
21
23
  ledr1 \le sw0 AND sw1 AND sw2;
25
27 END bdf_type;
```

Write the test code:

```
1 # force file for two-input logic gate
  # comment: need a # followed by a space
3 force sw0 0;# comment: after a command, need a semicolon
   force sw1 0
5 force sw2 0
  run 100 ns
   force sw0 0
9 force sw1 0
   force sw2 1
11 run 100 ns
13 force sw0 0
   force sw1 1
15 force sw2 0
  {\tt run 100\,ns}
   force sw0 0
19 force sw1 1
  force sw2 1
21 run 100 ns
23 force sw0 1
   {\tt force \ sw1 \ 0}
25 force sw2 0
  run 100 ns
27
```

```
force sw0 1
force sw1 0
force sw2 1
31 run 100 ns

33 force sw0 1
force sw1 1
35 force sw2 0
run 100 ns

36 force sw2 1

47 force sw0 1
48 force sw2 1

48 force sw2 1

49 force sw2 1

40 run 100 ns
```




FIG. 3: All the needed FIG

II. DISCUSSION & CONCLUSION

Through this experiment, I learned how to install Quartus and ModelSim associated simulation, I am more familiar with the operation of Quartus software, a preliminary understanding of the VHDL language written. This experiment is very fun.

Lab Report No. 01:

SIMPLE CIRCUIT



By: Jiaqing Wan

Instructor: Dr. Xi Zhou

Classnumber: ZM1501

ID: 2015214696

September 16, 2017

Name (I	pin Yin): Wan . Jiaqing Group: ZMISOI NAU ID: Grade:
Name II	Chinese): 33/K
CQUPT EE310 2017 Fall Quiz 1a	
(20min, 30pts)	
) 1.	(5pts) True or false
1	You can discuss the quiz questions with your classmates.
7	True False /
1	2. If you catch a flu and can't come to class, it won't be counted as absence if you
1	talked to the instructor.
	True False
	3. If you sign in when you come to class but forget to sign out, it will be counted as
	absence True False
	4. To pass the class with an 'C', you have to score at least 66 by the end of the
	semester
	True / False
	5. If you submit your lab report 1 week later than the due date, you will receive 10%
	off your lab grade.
	True False
11.	Multiple answers (one or more correct answers) 6. (2pts). Which of the following behaviors are not allowed during the exams?
1	A Discuss exam questions with classmates
-	B. Show your answers to other students
	C. Using cell phone as calculator
	D borrow your note sheets or calculator to other students
	E. All of above
7/	7. (2pts) Which of the following are improper behaviors in class?
V	A. Eating snacks
	B. Taking a nap C. Playing your cell phone
	D./Leaving the classroom before the class is over
	E. All of above
7/	8. (4pts) Which of the following are proper behaviors for a successful problem solver
V	Can clearly define the problems
	B Can think of general or alternative solutions Tend to manipulate symbols and equations to figure out what's going on
	Search for similar problems, depend on pattern matching
	Adapt their approach to the situation as needed
	F Flexible and willing to revise hypotheses to match situation
	G. Can't plan how to test a hypothesis