國立臺灣科技大學 電機工程系



計算機組織 作業報告 PA3

• Part I

a. R_PipelineCPU.v

```
ID_EX Decode_Execute(
module R_PipelineCPU(
                                                  92
                      [31:0] AddrOut,
                                                                      .RegWrite_in(RegWrite),
                                                                      .clk(clk),
    input wire
input wire
                                                                      .ALUOp_in(ALUOp),
                                                                      .RsData_in(RsData),
                                                                      .RtData_in(RtData),
// Instruction Memory
wire [31:0] Instr;
wire [31:0] Instr_out;
                                                                      .funct_in(Instr_out[5:0]),
                                                                      .shamt_in(Instr_out[10:6]),
                                                                      .RdAddr_in(Instr_out[15:11]),
   wire [31:0] ALU_result;
wire [31:0] RsData;
wire [31:0] RsData_out;
wire [31:0] RtData;
wire [31:0] RtData_out;
wire [1:0] ALUOp;
wire [1:0] ALUOp;
wire [5:0] funct_out;
wire [4:0] shamt_out;
wire [4:0] Funct;
wire [4:0] RdAddr_out;
wire RegWrite;
wire RegWrite out:
                                                                      .ALUOp_out(ALUOp_out),
                                                                      .RsData_out(RsData_out),
                                                                      .RtData_out(RtData_out),
                                                                      .funct_out(funct_out),
                                                                      .shamt_out(shamt_out),
                                                                      .RdAddr_out(RdAddr_out),
                                                                      .RegWrite_out(RegWrite_out)
                                                               );
    wire RegWrite_out;
    wire RegWrite_mem_out;
                                                                      // Inputs
    wire [31:0] ALU_result_mem_out;
wire [4:0] RdAddr_mem_out;
                                                                      .OpCode(Instr_out[31:26]),
                                                                      .RegWrite(RegWrite), // To ID/EX.
                                                                      .ALUOp(ALUOp) // To ID/EX.
      wire RegWrite_wb_out;
      wire [31:0] ALU_result_wb_out;
wire [4:0] RdAddr_wb_out;
                                                                     .RsData(RsData), // TO ID/EX.
.RtData(RtData), // TO ID/EX.
                                                                     // Inputs
                                                                     .clk(clk),
                                                                      .RegWrite(RegWrite_wb_out), // Fre
                                                                      .RsAddr(Instr_out[25:21]),
                                                                      .RtAddr(Instr_out[20:16]),
   );
IF_ID Fetch_Decode(
                                                                      .RdAddr(RdAddr_wb_out),
                                                                      .RdData(ALU_result_wb_out) // From
```

tb_R_formatCPU 與題目所提供之檔案相同,因篇幅限制而不另行截圖。這個 R_PipelineCPU 是將所有模組集大成之結果。我在裡面宣告了一些 wire 讓他去相互連接。而下圖為 RF. out 之輸出結果。右圖是經過執行後輸出出來的結果,利用 notepad++之 compare 工具,而對比於題目提供之檔案(左圖)可以發現完全相同,因此 R_PipelineCPU 到此順利做完。

```
RF.out
                                                                                                                                                                                                        RF.out
                                                                                                                                                                                                                      // my
00000000
00000001
              00000001
              00000001
7777777
7f7f7f7f
                                                                                                                                                                                                                         00000001
00000002
7777777
7f7f7f7f
              f7f7f7f7
7fffffff
                                                                                                                                                                                                                         f7f7f7f7
7fffffff
              80000000
                                                                                                                                                                                                                         80000000
  10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
              ffff0000
                                                                                                                                                                                                             10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
                                                                                                                                                                                                                         ffff0000
              0000ffff
00000011
                                                                                                                                                                                                                         0000ffff
00000011
              00000023
                                                                                                                                                                                                                         00000023
              00000017
00000090
                                                                                                                                                                                                                         00000017
00000090
              00000100
                                                                                                                                                                                                                         00000100
              00000250
00000300
00000037
                                                                                                                                                                                                                         00000250
00000300
00000037
              00000064
                                                                                                                                                                                                                         00000064
              00000030
00000034
                                                                                                                                                                                                                         000000030
              00000079
                                                                                                                                                                                                                         00000079
              00000024
00040000
                                                                                                                                                                                                                         00000024
              00000000
                                                                                                                                                                                                                         00000000
                                                                                                                                                                                                                         00000000
              00000000
                                                                                                                                                                                                                         00000000
              00000000
                                                                                                                                                                                                                         00000000
              ffffffff
                                                                                                                                                                                                                         ffffffff
              ffffffff
                                                                                                                                                                                                                         ffffffff
```

b. Instruction Memory

IM這個module其實很簡單,只要輸入Instruction Address,接著我就到該位置去抓Instruction,因為這個系統是BIG-ENDIAN,因此我抓的順序就會是如我程式碼的方式去抓 $\{0,1,2,3\}$.

```
'define INSTR_MEM_SIZE 128 // Bytes

/*

* Declaration of Instruction Memory for this project.

* CAUTION: DONT MODIFY THE NAME.

*/

module IM(

// Outputs
output reg [31:0] Instr,
// Inputs
input [31:0] InstrAddr

);

/*

* Declaration of instruction memory.

* CAUTION: DONT MODIFY THE NAME AND SIZE.

*/

reg [7:0] InstrMem[0:`INSTR_MEM_SIZE - 1];

always@(InstrAddr)
begin
Instr[31:0] = {InstrMem[InstrAddr+1],InstrMem[InstrAddr+2],InstrMem[InstrAddr+3]};
end

endmodule
```

c. Register File

RM這個module其實不難,只要判斷RegWrite是否為1,來決定是否可以將值寫入 Reg,那其他部分就是到Register的address去抓值去輸出。我將RsData與 RtData使用assign而非放在always裡面是因為我發現放在裡面會等到正緣觸發 才把值送入ALU,那這樣的話就無法達到我們想要的效果了。

d. Adder

Adder所做的事情非常簡單,因為在R-type的AdderOut 僅僅需要能夠將AddrIn+4,因此我就只做了加4的動作,然後 輸出。(我的加法是unsigned的加法,因為Address沒有負 的。)

```
Adder.v
You, 3 days ago | 1 author (You)

module Adder

(
input [31:0] AddrIn,
output [31:0] AddrOut

);

assign AddrOut = AddrIn + 32'd 4;

endmodule

10
```

e. ALU

ALU 主要是用來做Src1 and Src2的運算,由輸入的Funct來決定要做甚麼工作。

f. ALU_Control

ALU_Control主要是用來控制ALU工作與否,及將instr的指令轉為ALU懂得function code。比較特別的是在上一個作業的input_addu與ALU所要求的funct code不同,而這次作業的code是相同的,導致我在debug時花了一些時間才發現。

g. Control

Control這個module在R-type沒什麼太複雜的工作,只要依照0pcode的要求,來確認會不會把值寫入Reg裡面,來決定是否要送RegWrite的訊號。而因為R-type的所有指令都會使用到ALU,因此我們ALU0p只要是對的0pcode,我們一律送2610.

h. IF/ID, ID/EX, EX/MEM, MEM/WB

```
wmodule IF_ID(
    input [31:0] Instr,
              input clk,
              output reg [31:0] InstrOut
              reg [31:0] Instr_reg;

√ always@(posedge clk or negedge clk)

                           Instr_reg = Instr;
                    else // when negedge clk, out
                           InstrOut = Instr_reg;
15
    you, 3 αays ago | 1 autnor (you)
module MEM_WB(
         input RegWrite_in, // WB
         input [31:0] ALU_result_in,
input [4:0] RdAddr_in,
         output reg [4:0] RdAddr_out,
output reg [31:0] ALU_result_out,
         output reg RegWrite_out // WB
         reg WB;
         reg [4:0] RdAddr_reg;
reg [31:0] ALU_result_reg;
reg RegWrite_reg;
                       WB = RegWrite_in;
RdAddr_reg = RdAddr_in;
ALU_result_reg = ALU_result_in;
                        RegWrite_out = WB;
                        RdAddr_out = RdAddr_reg;
                        ALU_result_out = ALU_result_reg;
         end
```

```
EX_MEM.v
     module EX_MEM(
         input RegWrite_in, // WB
         input [31:0] ALU_result_in,
         input [4:0] RdAddr_in,
         output reg [4:0] RdAddr_out,
output reg [31:0] ALU_result_out,
         output reg RegWrite_out // WB
         reg WB;
         reg [4:0] RdAddr_reg;
         reg [31:0] ALU_result_reg;
     always@(posedge clk or negedge clk)
              if(clk = 1) // put them in to the reg
                      WB = RegWrite_in;
                       RdAddr_reg = RdAddr_in;
                       ALU_result_reg = ALU_result_in;
                  end
                       RegWrite_out = WB;
                       RdAddr_out = RdAddr_reg;
                       ALU_result_out = ALU_result_reg;
                  end
30
```

這幾個module都是Pipeline register.因為性質相同,且無任何特別的, 因此在這個地方,就將他們放上來,所有的pipeline register都是正緣觸發, 將值傳入register,當負緣的時候才更新輸出的值。確保不會影響到下一刻的 output.

• Part II.

a. I_ PipelineCPU

```
/ [Input]
.clk(clk),
.clk(clk),
.RegWrite_wb_out), // From MEM/WB.
.Rshddr(Instr_out[25:21]),
.Rthddr(Instr_out[26:16]),
.Rdhddr(Rdhddr_wb_out),
.Rdbata(MUX328_result) // From MEM/WB.
ID_EX Decode_Execute(
                                                                                                                                     .Src1(RtData out).
                                                                                                                                    .Src2(immediate_out),
.result(MUX32A_result),
.choose(ALUSrc_out)
                  .RegWrite_in(RegWrite),
.Mem2Reg_in(MemtoReg),
                  emory
.MemRead_in(MemRead),
.MemWrite_in(MemWrite),
                   .ALUOp_in(ALUOp),
                  .RegDst_in(RegDst),
.ALU_Src_in(ALUSrc),
                                                                                                                                    .Src1(RsData_out),
.Src2(MUX32A_result),
.Shamt(immediate_out[10:6]),
                  .RtData_in(RtData),
.immediate_in(Sign_Extend),
.RdAddr_in(Instr_out[15:11]),
.RtAddr_in(Instr_out[20:16]),
                                                                                                                                     .result(ALU_result)
                                                                                                                                      .funct(immediate_out[5:0]),
                  .RegWrite_out(RegWrite_out),
.Mem2Reg_out(MemtoReg_out),
                    emoly
.MemRead_out(MemRead_out),
.MemWrite_out(MemWrite_out),
                  .RegDst_out(RegDst_out),
.ALU_Src_out(ALUSrc_out),
                                                                                                                                   .Src2(RdAddr_out),
.choose(RegDst_out),
.result(MUX5_result)
                  thers
.RsData_out(RsData_out),
.RtData_out(RtData_out),
.immediate_out(immediate_out),
.RdAddr_out(RdAddr_out),
.RtAddr_out(RtAddr_out)
```

```
EX_MEM Execute_Memory(

// Inputs
.ctk(clk),
// WB
.RegWrite_in(RegWrite_out),
.Mem2Reg_in(MemtoReg_out),
// MEM
.MemRead_in(MemRead_out),
.MemWrite_in(MenWrite_out),
// Others
.ALU_result_in(ALU_result),
.RtData_in(RtData_out),
.RdAddr_in(MUX5_result),
// Outputs

// WB
.RegWrite_out(RegWrite_mem_out),
.Mem2Reg_out(MemtoReg_mem_out),
// Memory
.MemRead_out(MemRead_mem_out),
.MemWrite_out(MemWrite_mem_out),
.MemWrite_out(MemWrite_mem_out),
// Others
.ALU_result_out(MemAddr),
.RtData_out(MemWriteData),
.RtData_out(MemWriteData),
.RtData_out(RdAddr_mem_out)
// Others
.ALU_result_out(MemAddr),
.RtData_out(RdAddr_mem_out)
// RtData_out(RdAddr_mem_out)
// RtData_out(RdAddr_mem_out)
// RtData_out(RdAddr_mem_out)
```

I_PipelineCPU,testbench 因篇幅限制而不特別截圖。因此在這個地方,只放上DM. out 與 RF. out 來確認模擬結果是正確的。而下方左圖是 DM. out 經過執行後輸出出來的結果,而對比於題目提供之檔案(右圖)可以發現完全相同,除了 27~34以外,其他結果皆為 FF。上方右圖 RF. out 是經過執行後輸出出來的結果,而對比於題目提供之檔案(左圖)可以發現完全相同。



接著實測R_format在I-type CPU上模擬之結果。可以看到完全相等,因此到這裡可以確認成功。

b. Instruction Memory

IM這個module其實很簡單,只要輸入Instruction Address,接著我就到該位置去抓Instruction,因為這個系統是BIG-ENDIAN,因此我抓的順序就會是如我程式碼的方式去抓 $\{0,1,2,3\}$.

c. Register File

RM這個module其實不難,只要判斷RegWrite是否為1,來決定是否可以將值寫入Reg,那其他部分就是到Register的address去抓值去輸出。我將RsData與RtData使用assign而非放在always裡面是因為我發現放在裡面會等到正緣觸發才把值送入ALU,那這樣的話就無法達到我們想要的效果了。

```
define REG_MEM_SIZE 32  // Words

/*

* Declaration of Register File for this project.

* LAUTION: DONT MODIFY THE NAME.

// Outputs
output [31:0] REData,
output [31:0] REData,
// Inputs
input RegWrite,
input [4:0] RsAddr,
input [4:0] RsAddr,
input [4:0] RdAddr,
input [4:0] RdAddr,
input [31:0] RdData
);

/*

* Declaration of inner register.

* CAUTION: DONT MODIFY THE NAME AND SIZE.

// reg [31:0]R[0:`REG_MEM_SIZE - 1];

assign RsData = R[RsAddr];
assign RtData = R[RtAddr];
years
alwaysa(posedge clk)
begin
    if(RegWrite = 1)
    begin
    R[RdAddr] = RdData;
end
else
begin
    R[RdAddr] = R[RdAddr];
end
end
end
end
end
end
end
```

d. Adder

Adder所做的事情非常簡單,因為在R-type的AdderOut僅僅需要能夠將AddrIn+4,因此我就只做了加4的動作,然後輸出。(我的加法是unsigned的加法,因為Address沒有負的。)

e. ALU

ALU 主要是用來做Src1 and Src2的運算,由輸入的Funct來決定要做甚麼工作。

```
define addu 6'b 001011
    define subu 6'b 001101
    define AND 6'b 010010
    define sll 6'b 100110

module ALU(
    input [31:0] Src1,
    input [4:0] Shamt,
    input [5:0] Funct,
    output reg [31:0] result
);

always@(Funct or Shamt or Src1 or Src2)
    begin
    case (Funct)
         addu : result = Src1 + Src2;
         subu : result = Src1 & Src2;
         AND : result = Src1 & Src2;
         stl : result = Src1 & Shamt;
         default: result = result; // if //
         endcase
end
endmodule You, 3 days ago * part1 is 87%
```

f. ALU_Control

ALU_Control主要是用來控制ALU工作與否,及將instr的指令轉為ALU懂得function code。比較特別的是在上一個作業的input_addu與ALU所要求的funct code不同,而這次作業的code是相同的,導致我在debug時花了一些時間才發現。

```
X ALU Control.v
      `define addu 6'b 001011
     `define subu 6'b 001101
     `define AND 6'b 010010
     `define sll 6'b 100110
     `define input_addu 6'b 001011
     `define input_subu 6'b 001101
     `define input_and 6'b 010010
     `define input_sll 6'b 100110
     `define R_type 2'b10
     `define I_type_sub 2'b00
     `define I_type_add 2'b01
     module ALU_Control(
                    [5:0] funct,
                    [1:0] ALUOp,
         output reg
                       [5:0] Funct
     always@(funct or ALUOp)
         begin
              case(ALUOp)
                   `R_type:
                      begin
                          case(funct)
                               input_addu : Funct = `addu;
                               `input_subu : Funct = `subu;
                               `input_and : Funct = `AND;
                              `input_sll : Funct = `sll;
                              default: Funct = 0;
                  `I_type_sub:
                      begin
                          Funct = `subu;
                      end
                   I_type_add:
                      begin
                          Funct = `addu;
                      end
                  default:;
```

g. Data Memory

DM這個module其實也不難,只要判斷MemWrite跟MemRead是否為1,來決定是否可以將將值寫入Memory或是把Memory的值給讀出來。我將MemReadData使用assign而非放在always裡面,與RF的原因相同。我發現放在裡面會等到下個正緣觸發才把值送出,那這樣的話就無法達到我們想要的效果了。

```
'define DATA_MEM_SIZE 128 // Bytes

* define DATA_MEM_SIZE 128 // Bytes

* beclaration of Data Memory for this project.

* CAUTION: DONT MODIFY THE NAME.

* module DM(

// Outputs
output [31:0] MemReadData,
// Input Sinput [31:0] MemWriteData,
input [31:0] MemWrite,
input MemWrite,
input MemRead,
input clk

);

/*

* beclaration of data memory.

* CAUTION: DONT MODIFY THE NAME AND SIZE.

**

reg [7:0]DataMem[0: DATA_MEM_SIZE - 1];

assign MemReadData = MemRead? {DataMem[MemAddr, DataMem[MemAddr+1], DataMem[MemAddr+2], DataMem[MemAddr+3]}:32'b0;

You, a day aso = PARTS controller still working
alwaysa(posedge clk)
begin

if MemWrite = 1)
begin

f(DataMem[MemAddr], DataMem[MemAddr+1], DataMem[MemAddr+2], DataMem[MemAddr+3]} = MemWriteData;
end
else;
end

end
endelse;
end

endemodule
```

h. Control

Control這個module在整個CPU裡面是一個非常重要的角色。他掌管整顆CPU現在要做甚麼,不要做甚麼。雖然他極其重要,但是其實沒有甚麼太複雜的工作,只要依照0pcode的要求,來決定是否要送各種訊號。而因為R-type的所有指令都會使用到ALU,因此我們ALU0p只要是對的0pcode,我們一律送2' b10. 而對於I-type指令來說,只會有加法跟減法,因此除了S subiu以外(2' b00),其他的S ALUS P都為S2' S3' bS4 可以由此以的是S5 可以由此以的是S6 可以由此以的是S6 可以由此以的是S6 可以由此以的是S7 可以由此以的是S8 可以由此以的是S8 可以由此以的是S9 可以由此以的是S9 可以由此以的是S9 可以由此以的是S9 可以由此以的是S9 可以由此以的是S9 可以由此以的是S9 可以由此处的是S9 可以由此处理,因为是可以由于S9 可以由于S9 可以用于S9 可以用于S

```
Control.v
      You, 3 days ago | 1 author (You)
      `define I_type_sub 2'b00
       `define I_type_add 2'b01
      module Control(
                   [5:0]
                            OpCode,
          output reg
                                 RegWrite,
          output reg [1:0]
                                 ALUOp,
                                 RegDst,
          output reg
                                 ALUSrc,
          output reg
                                MemWrite,
          output reg
          output reg
                                MemRead,
          output reg
                                 MemtoReg
      );
```

```
6'd 16: // sw
    begin
        RegWrite = 1'b 0;
        ALUOp = I_type_add;
        RegDst = 1'b x; //
        ALUSrc = 1;
        MemWrite = 1;
        MemRead = 0;
        MemtoReg = 1'b x; /
    end
6'd 17: // lw
    begin
        RegWrite = 1'b 1;
        ALUOp = `I_type_add;
        RegDst = 0; // I fo.
        ALUSrc = 1;
        MemWrite = 0;
        MemRead = 1;
        MemtoReg= 1;
    end
default:
    begin
        MemWrite = 0;
        RegWrite = 0;
    end
```

```
always@(OpCode)
    begin
        case (OpCode)
            6'd 4:
                begin
                    RegWrite = 1'b 1; //
                    ALUOp = 2'b 10;
                    RegDst = 1; // R for
                    ALUSrc = 0;
                    MemWrite = 0;
                    MemRead = 0;
                    MemtoReg = 0;
                end
            6'd 12: // addiu
                begin
                    RegWrite = 1'b 1;
                    ALUOp = `I_type_add;
                    RegDst = 0; // I for
                    ALUSrc = 1;
                    MemWrite = 0;
                    MemRead = 0;
                    MemtoReg = 0;
                end
            6'd 13: // subiu
                begin
                    RegWrite = 1'b 1;
                    ALUOp = `I_type_sub;
                    RegDst = 0; // I form
                    ALUSrc = 1;
                    MemWrite=0;
                    MemRead = 0;
                    MemtoReg = 0;
                end
            6'd 16: // sw
                begin
                    RegWrite = 1'b 0;
                    ALUOp = `I_type_add;
                    RegDst = 1'b x; // I
                    ALUSrc = 1;
                    MemWrite = 1;
                    MemRead = 0;
                    MemtoReg = 1'b x; //
```

i. MUX

MUX這二個module其實非常簡單,一個是5bit,一個是32bit.只要判斷choose選的是多少,就決定輸出要送哪一個輸入出來。

```
Mux5bv

You, 3 days ago | 1 author (You)

module Mux5b(

input [4:0]Src1,//0

input [4:0]Src2,//1

input choose,

output [4:0]result

);

assign result = choose? Src2:Src1;

endmodule

Wux3bv

You, 3 days ago | 1 author (You)

module Mux3b(

input [31:0]Src1, // 0

input [31:0]Src2, // 1

input choose,

output [31:0]result

);

assign result = choose? Src2:Src1;

endmodule

10 endmodule

You, 3 days ago | part
```

i. IF/ID, ID/EX, EX/MEM, MEM/WB

```
module ID_EX(
            // Write Back.
            input RegWrite_in, // WB
           input Mem2Reg_in, //WB
output reg RegWrite_out, // WB
           output reg Mem2Reg_out,// WB
           input MemRead_in,
           input MemWrite_in,
           output reg MemWrite_out,
           output reg MemRead_out,
           input [1:0] ALUOp_in, // EX
           input RegDst_in,
           input ALU_Src_in,
           output reg [1:0] ALUOp_out, //EX
           output reg RegDst_out,
           output reg ALU_Src_out,
           input clk,
input [4:0] RdAddr_in,
           input [4:0] RtAddr_in,
input [31:0] RsData_in,
input [31:0] RtData_in,
           input [31:0] immediate_in,
           output reg [31:0] immediate_out,
output reg [31:0] RsData_out,
output reg [31:0] RtData_out,
           output reg [4:0] RdAddr_out,
output reg [4:0] RtAddr_out
34
```

```
// Temp register part.
// Write Back.
reg RegWrite_reg;
reg Mem2Reg_reg;
// Memory
reg MemRead_reg;
reg MemWrite_reg;
// Execution.
reg [1:0] ALUOp_reg; // EX
reg RegDst_reg;
reg ALU_Src_reg;
// Others.
reg [5:0] RdAddr_reg;
reg [4:0] RtAddr_reg;
reg [31:0] RsData_reg;
reg [31:0] RtData_reg;
reg [31:0] immediate_reg;
```

```
always@(posedge clk or negedge clk)
                begin
                     // Write Back.
                     Mem2Reg_reg = Mem2Reg_in;
                     RegWrite_reg = RegWrite_in;
                     MemRead_reg = MemRead_in;
                     MemWrite_reg = MemWrite_in;
                     ALUOp_reg = ALUOp_in;
                     RegDst_reg = RegDst_in;
                     ALU_Src_reg =ALU_Src_in;
                     RdAddr_reg = RdAddr_in;
                     RtAddr_reg = RtAddr_in;
                     RsData_reg = RsData_in;
                     RtData_reg = RtData_in;
                     immediate_reg = immediate_in;
                end
                begin
                     RegWrite_out = RegWrite_reg;
                     Mem2Reg_out = Mem2Reg_reg;
                     MemRead_out = MemRead_reg;
                     MemWrite_out = MemWrite_reg;
                     ALUOp_out = ALUOp_reg;
                     RegDst_out = RegDst_reg;
                     ALU_Src_out =ALU_Src_reg;
                     RdAddr_out = RdAddr_reg;
                     RtAddr_out = RtAddr_reg;
                     RsData_out = RsData_reg;
                     RtData_out = RtData_reg;
                     immediate_out = immediate_reg;
                 end
96
```

```
always@(posedge clk or negedge clk)
                  begin
                       RegWrite_reg = RegWrite_in;
                       Mem2Reg_reg = Mem2Reg_in;
                       RegWrite_reg = RegWrite_in;
                       Mem2Reg_reg = Mem2Reg_in;
MemRead_reg = MemRead_in;
                       MemWrite_reg = MemWrite_in;
                       RdAddr_reg = RdAddr_in;
                       ALU_result_reg = ALU_result_in;
                       RtData_reg = RtData_in;
                       RegWrite_out = RegWrite_reg;
                       Mem2Reg_out = Mem2Reg_reg;
                       RegWrite_out = RegWrite_reg;
                       Mem2Reg_out = Mem2Reg_reg;
MemRead_out = MemRead_reg;
                       MemWrite_out = MemWrite_reg;
64
                       RdAddr_out = RdAddr_reg;
                       ALU_result_out = ALU_result_reg;
                       RtData_out = RtData_reg;
```

```
module IF_ID(
            input [31:0] Instr,
            input clk,
           output reg [31:0] InstrOut
            reg [31:0] Instr_reg;
    8 ∨ always@(posedge clk or negedge clk)
           begin
                if(clk = 1) //when posedge
                   Instr_reg = Instr;
                   InstrOut = Instr_reg;
        endmodule
      module EX_MEM(
          input RegWrite_in, // WB
          input Mem2Reg_in, //WB
          output reg RegWrite_out, // WB
          output reg Mem2Reg_out,// WB
          // Memory
          input MemRead_in,
          input MemWrite_in,
          output reg MemWrite_out,
          output reg MemRead_out,
          input clk,
          input [31:0] ALU_result_in,
          input [4:0] RdAddr_in,
          input [31:0] RtData_in,
          output reg [31:0] RtData_out,
          output reg [4:0] RdAddr_out,
          output reg [31:0] ALU_result_out
          // Temp register part.
23
          // Write Back.
          reg RegWrite_reg;
          reg Mem2Reg_reg;
          // Memory
          reg MemRead_reg;
          reg MemWrite_reg;
          // Others.
          reg [5:0] RdAddr_reg;
```

reg [31:0] ALU_result_reg;

reg [31:0] RtData_reg;

```
module MEM_WB(
   input RegWrite_in, // WB
   input Mem2Reg_in, //WB
   output reg RegWrite_out, // WB
   output reg Mem2Reg_out,// WB
   input clk,
   input [31:0] MemAddr_in,
   input [4:0] RdAddr_in,
   input [31:0] MemReadData_in,
   output reg [31:0] MemReadData_out,
   output reg [4:0] RdAddr_out,
   output reg [31:0] MemAddr_out
   reg RegWrite_reg;
   reg Mem2Reg_reg;
   reg [5:0] RdAddr_reg;
   reg [31:0] MemAddr_reg;
   reg [31:0] MemReadData_reg;
```

這幾個module都是Pipeline register.因為性質相同,且無任何特別的, 因此在這個地方,就將他們放上來,所有的pipeline register都是正緣觸發, 將值傳入register,當負緣的時候才更新輸出的值。確保不會影響到下一刻的 output.

• Part III.

a. FinalCPU

tb_FinalCPU 與題目所提供之檔案相同,因篇幅限制而不另行截圖。這個 Final 是將所有模組集大成之結果。我在裡面宣告了一些 wire 讓他去相互連接。這裡面比較特別的是有一個被我宣告的 wire 叫作 SignExtend, 是去把輸進來的 16bit 的 Immediate 值,延長到 32bit。與 part2 不同的除了多了 hazard detection unit, forwarding unit 以外,在控制 ALU 的地方也有些許不同,則其他基本上都相同。

```
ATTE MEMICOKES OUC
    module FinalCPU(
                                                       // memory.
                               PCWrite,
        output wire
                                                       wire MemWrite;
                       [31:0] AddrOut,
        output wire
                                                       wire MemWrite in;
                        [31:0] AddrIn,
                                                       wire MemWrite_out;
        input
                wire
                               c1k
                                                       wire MemRead;
                                                       wire MemRead_in;
        wire Stall;
                                                       wire MemRead out;
        wire IF_ID_Write;
        wire [1:0] ForwardA;
                                                       wire [1:0] ALUOp;
        wire [1:0] ForwardB;
                                                       wire [1:0] ALUOp_in;
        wire [31:0] MUX3to1A_result;
        wire [31:0] MUX3to1B_result;
                                                       wire [1:0] ALUOp_out;
       wire [31:0] Instr;
        wire [31:0] Instr_out;
                                                       wire RegDst;
                                                       wire RegDst_in;
                                                       wire RegDst_out;
        wire RegWrite;
                                                       wire ALUSrc;
        wire RegWrite_in; // MUXSTALL
                                                       wire ALUSrc_in;
        wire RegWrite_out;
        wire MemtoReg;
                                                       wire ALUSrc_out;
        wire MemtoReg_in;
        wire MemtoReg_out;
        // Others.
82
                                              // MEM/WB
        wire [31:0] RsData;
        wire [31:0] RsData_out;
        wire [31:0] RtData;
        wire [31:0] RtData_out;
                                                  wire RegWrite_wb_out;
        wire [31:0] Sign_Extend; //
                                                  wire MemtoReg_wb_out;
        wire [31:0] immediate_out;
        wire [4:0] RdAddr_out;
wire [4:0] RtAddr_out;
wire [4:0] RsAddr_out;
                                                  wire [31:0] MemAddr_wb_out;
                                                  wire [4:0] RdAddr_wb_out;
                                                  wire [31:0] MemReadData;
                                                  wire [31:0] MemReadData_wb_out;
        //WB.
        wire RegWrite_mem_out;
        wire MemtoReg_mem_out;
                                              // ALU controller
        wire MemWrite_mem_out;
                                                  wire [5:0]Funct;
        wire MemRead_mem_out;
        wire [31:0] ALU_result;
                                                  wire [4:0] MUX5_result;
        wire [31:0] MemAddr;
                                                  wire [31:0] MUX32A_result;
        wire [31:0] MemWriteData; //
                                                  wire [31:0] MUX32B_result;
        wire [4:0] RdAddr_mem_out;
```


```
IM Instr_Memory(
                                                                                       .ID_EX_MemRead(MemRead_out),
             .Instr(Instr),
                                                                                       .ID_EX_RegisterRt(RtAddr_out),
                                                                                       .IF_ID_RegisterRs(Instr_out[25:21]),
.IF_ID_RegisterRt(Instr_out[20:16]),
             .InstrAddr(AddrIn)
      );
                                                                                       .Stall(Stall),
                                                                                       .PCWrite(PCWrite),
      Adder adder(
                                                                                       .IF_ID_Write(IF_ID_Write)
             .AddrOut(AddrOut),
             .AddrIn(AddrIn)
                                                                                       .OpCode(Instr_out[31:26]),
      );
                                                                                       .RegWrite(RegWrite),
      IF_ID Fetch_Decode(
                                                                                       .RegDst(RegDst),
                                                                                       .ALUSrc(ALUSrc),
             .Instr(Instr),
                                                                                       .MemWrite(MemWrite),
             .InstrOut(Instr_out),
                                                                                       .MemRead(MemRead),
             .IF_ID_Write(IF_ID_Write),
                                                                                       .MemtoReg(MemtoReg),
             .clk(clk)
                                                                                       .ALUOp(ALUOp)
      );
    .RsData(RsData),// TO ID/EX.
.RtData(RtData),// TO ID/EX.
    .RegWrite(RegWrite_wb_out), // From MEM/WB.
.RsAddr(Instr_out[25:21]),
.RtAddr(Instr_out[20:16]),
    .RdData(MUX32B_result) // From MEM/WB.
assign Sign_Extend[31:0] = Instr_out[15]?{16'hFFFF,Instr_out[15:0]}:{16'h0000,Instr_out[15:0]};
         .RegDst_in(RegDst),
                                                                          .RegWrite_in(RegWrite_in),
         .MemRead_in(MemRead),
                                                                          .Mem2Reg_in(MemtoReg_in),
         .MemtoReg_in(MemtoReg),
                                                                          .MemRead_in(MemRead_in),
.MemWrite_in(MemWrite_in),
         .ALUOp_in(ALUOp),
         .MemWrite_in(MemWrite),
                                                                         .ALUOp_in(ALUOp_in),
.RegDst_in(RegDst_in),
.ALU_Src_in(ALUSrc_in),
         .ALUSrc_in(ALUSrc),
         .RegWrite_in(RegWrite),
         .Stall_choose(Stall),
                                                                          .RsData in(RsData).
                                                                          .RtData_in(RtData),
                                                                         .immediate_in(Sign_Extend),
.RdAddr_in(Instr_out[15:11]),
.RtAddr_in(Instr_out[20:16]),
.RsAddr_in(Instr_out[25:21]),
         .RegDst_out(RegDst_in),
         .MemRead_out(MemRead_in),
         .MemtoReg_out(MemtoReg_in),
         .ALUOp_out(ALUOp_in),
                                                                          .RegWrite_out(RegWrite_out),
.Mem2Reg_out(MemtoReg_out),
         .MemWrite_out(MemWrite_in),
         .ALUSrc_out(ALUSrc_in),
                                                                          .MemRead_out(MemRead_out),
.MemWrite_out(MemWrite_out),
         .RegWrite_out(RegWrite_in)
                                                                          .ALU_Src_out(ALUSPc_out),
.ALU_Src_out(ALUSrc_out),
                                                                          .RtData_out(RtData_out),
                                                                          .immediate_out(immediate_out),
.RdAddr_out(RdAddr_out),
                                                                          .RtAddr_out(RtAddr_out),
.RsAddr_out(RsAddr_out)
```

```
MUX3to1 A(
                                              ALU_Control ALU_controller(
    .Src1(RsData_out),
    .Src2(MUX32B_result),
                                                   .funct(immediate_out[5:0]),
    .Src3(MemAddr),
                                                   .ALUOp(ALUOp_out),
    .choose(ForwardA),
    .result(MUX3to1A_result)
                                                   .Funct(Funct)
MUX3to1 B(
    .Src1(RtData_out),
                                              Mux5b mux5b(
    .Src2(MUX32B_result),
                                                   .Src1(RtAddr_out),
    .Src3(MemAddr),
                                                   .Src2(RdAddr_out),
    .choose(ForwardB),
    .result(MUX3to1B_result)
                                                   .choose(RegDst_out),
                                                   .result(MUX5_result)
    .Src1(MUX3to1B_result),
                                              ForwardingUnit FU(
    .Src2(immediate_out),
                                                   .EX_MEM_RegWrite(RegWrite_mem_out),
    .result(MUX32A_result),
                                                   .EX_MEM_RegisterRd(RdAddr_mem_out),
    .choose(ALUSrc_out)
                                                   .ID_EX_RegisterRs(RsAddr_out),
                                                   .ID_EX_RegisterRt(RtAddr_out),
                                                   .MEM_WB_RegWrite(RegWrite_wb_out),
                                                   .MEM_WB_RegisterRd(RdAddr_wb_out),
    .Src1(MUX3to1A_result),
                                                   .ForwardA(ForwardA[1:0]),
    .Src2(MUX32A_result),
                                                   .ForwardB(ForwardB[1:0])
    .Shamt(immediate_out[10:6])
    .Funct(Funct),
    .result(ALU_result)
```


```
EX_MEM Execute_Memory(
315 ~
                  .clk(clk),
                  .RegWrite_in(RegWrite_out),
                  .Mem2Reg_in(MemtoReg_out),
                  .MemRead in(MemRead out),
                  .MemWrite in(MemWrite out),
                  .ALU_result_in(ALU_result),
                  .RtData_in(MUX3to1B_result),
                  .RdAddr_in(MUX5_result),
                  .RegWrite_out(RegWrite_mem_out),
                  .Mem2Reg_out(MemtoReg_mem_out),
                  .MemRead_out(MemRead_mem_out),
                  .MemWrite_out(MemWrite_mem_out),
                  .ALU_result_out(MemAddr),
                  .RtData_out(MemWriteData),
                  .RdAddr_out(RdAddr_mem_out)
```

```
DM Data_Memory(
        .MemReadData(MemReadData),
        .MemAddr(MemAddr),
        .MemWriteData(MemWriteData),
        .MemWrite(MemWrite_mem_out),
        .MemRead(MemRead_mem_out),
    MEM_WB Memory_WriteBack(
        .clk(clk),
            .RegWrite_in(RegWrite_mem_out),
            .Mem2Reg_in(MemtoReg_mem_out),
            .MemAddr_in(MemAddr),
            .MemReadData_in(MemReadData),
            .RdAddr_in(RdAddr_mem_out),
            .RegWrite_out(RegWrite_wb_out),
            .Mem2Reg_out(MemtoReg_wb_out),
            .MemAddr_out(MemAddr_wb_out),
            .MemReadData_out(MemReadData_wb_out),
            .RdAddr_out(RdAddr_wb_out)
        .Src1(MemAddr_wb_out),
        .Src2(MemReadData_wb_out),
        .result(MUX32B_result),
        .choose(MemtoReg_wb_out)
endmodule
```

而下方右圖是DM. out經過執行後輸出出來的結果(全部都為FF) 而對比於題目提供之檔案(右圖)可以發現完全相同。



而下方右圖是RF. out經過執行後輸出出來的結果,而對比於題目提供之檔案(右圖)可以發現完全相同,因此Final到此順利做完。



下圖是Rtype指令在SimpleCPU上模擬後輸出的結果,我們可以對比part1的 RF. out輸出,可以發現一模一樣,因此可以確認成功,



b. Instruction Memory

IM這個module其實很簡單,只要輸入Instruction Address,接著我就到該位置去抓Instruction,因為這個系統是BIG-ENDIAN,因此我抓的順序就會是如我程式碼的方式去抓 $\{0,1,2,3\}$.

c. Register File

RM這個module其實不難,只要判斷RegWrite是否為1,來決定是否可以將值寫入Reg,那其他部分就是到Register的address去抓值去輸出。我將RsData與RtData使用assign而非放在always裡面是因為我發現放在裡面會等到正緣觸發才把值送入ALU,那這樣的話就無法達到我們想要的效果了。

d. Data Memory

DM這個module其實也不難,只要判斷MemWrite跟MemRead是否為1,來決定是否可以將將值寫入Memory或是把Memory的值給讀出來。我將MemReadData使用 assign而非放在always裡面,與RF的原因相同。我發現放在裡面會等到下個正緣觸發才把值送出,那這樣的話就無法達到我們想要的效果了。

```
'define DATA_MEM_SIZE 128  // Bytes

* Declaration of Data Memory for this project.

* CAUTION: DONT MODIFY THE NAME.

* Doutput [31:0] MemReadData,

// Input sinput [31:0] MemReadData,

input [31:0] MemReadData,

input MemNrite,

input MemNrite,

input clk

);

/*

* Declaration of data memory.

* CAUTION: DONT MODIFY THE NAME AND SIZE.

**

* Declaration of data memory.

* CAUTION: DONT MODIFY THE NAME AND SIZE.

**

* The state of the state
```

e. Adder

Adder所做的事情非常簡單,因為在R-type的AdderOut僅僅需要能夠將AddrIn+4,因此我就只做了加4的動作,然後輸出。(我的加法是unsigned的加法,因為Address沒有負的。)

f. ALU

ALU 主要是用來做Src1 and Src2的運算,由輸入的Funct來決定要做甚麼工作。

```
define addu 6'b 001011
define subu 6'b 001101
define sND 6'b 010010
define sll 6'b 100110

module ALU(
    input [31:0] Src1,
    input [31:0] Src2,
    input [4:0] Shamt,
    input [5:0] Funct,
    output reg [31:0] result
);

always@(Funct or Shamt or Src1 or Src2)
begin
    case (Funct)
    addu : result = Src1 + Src2;
    subu : result = Src1 - Src2;
    AND : result = Src1 & Src2;
    AND : result = Src1 & Src2;
    input    input
```

g. ALU_Control

ALU_Control主要是用來控制ALU工作與否,及將instr的指令轉為ALU懂得function code。比較特別的是在上一個作業的input_addu與ALU所要求的funct code不同,而這次作業的code是相同的,導致我在debug時花了一些時間才發現。

j. Control

Control這個module在整個CPU裡面是一個非常重要的角色。他掌管整顆CPU現在要做基麼,不要做基麼。雖然他極其重要,但是其實沒有基麼太複雜的工作,只要依照0pcode的要求,來決定是否要送各種訊號。而因為R-type的所有指令都會使用到ALU,因此我們ALU0p只要是對的0pcode,我們一律送2' b10. 而對於I-type指令來說,只會有加法跟減法,因此除了Subiu以外(2' b00),其他的SLUOP都為2' b01。

```
You, 2 days ago | 1 author (You)
`define I_type_sub 2'b00
`define I_type_add 2'b01
module Control(
             [5:0]
    input
                      OpCode,
                          RegWrite,
    output reg
    output reg [1:0]
                          ALUOp,
    output reg
                          RegDst,
                          ALUSrc,
    output reg
                          MemWrite,
    output reg
    output reg
                          MemRead,
                          MemtoReg
    output reg
```

```
60
61
62
63
64
65
66
67
68
69
70
default:
begin
ALUSrc = 1;
MemWrite = 0;
MemRead = 1;
MemtoReg = 1;
end
default:
begin
MemWrite = 0;
RegWrite = 0;
MemRead = 0;
MemRead = 1;
MemtoReg = 1;
end
default:
begin
MemWrite = 0;
RegWrite = 0;
RegWrite = 0;
RegWrite = 0;
RegWrite = 0;
```

```
always@(OpCode)
          case (OpCode)
              6'd 4:
                    begin
                         RegWrite = 1'b 1; //
                        ALUOp = 2'b 10;
RegDst = 1; // R form
                        ALUSrc = 0;
                        MemWrite = 0;
                        MemRead = 0;
                        MemtoReg = 0;
                    end
                    begin
                        RegWrite = 1'b 1;
ALUOp = `I_type_add;
RegDst = 0; // I form
                        MemWrite = 0;
                        MemRead = 0;
                        MemtoReg = 0;
                    end
              6'd 13: // subiu
                    begin
                        RegWrite = 1'b 1;
                        ALUOp = `I_type_sub;
RegDst = 0; // I form
                        ALUSrc = 1;
                        MemWrite=0;
                        MemRead = 0;
                        MemtoReg = 0;
                    end
                         RegWrite = 1'b 0;
                        ALUOp = `I_type_add;
RegDst = 0; // I form
                        MemWrite = 1;
                        MemRead = 0;
                         MemtoReg = 0; // Sinc
```

k. MUX

MUX這幾個module其實非常簡單,一個是5bit,一個是32bit.只要判斷choose選的是多少,就決定輸出要送哪一個輸入出來。比較特別的是MUX STALL與MUX 3 to 1. 是左上角Hazard Detection Unit底下的mux.

```
W MuxStall.v
      You, a day ago | 1 author (You)
module MuxStall(
       input MemRead_in,
       input MemtoReg_in,
       input[1:0] ALUOp_in,
       input MemWrite_in,
       input RegWrite in.
      input Stall_choose,
output reg RegDst_out,
      output reg MemRead_out,
output reg MemtoReg_out,
       output reg[1:0] ALUOp_out,
       output reg MemWrite_out,
      output reg ALUSrc_out,
output reg RegWrite_out
    v always@(*) begin if (Stall_choose—0)
            begin
                RegDst_out =RegDst_in;
MemRead_out =MemRead_in;
                MemtoReg_out =MemtoReg_in;
                ALUOp_out =ALUOp_in;
                MemWrite_out =MemWrite_in;
                ALUSrc_out =ALUSrc_in;
                RegWrite_out =RegWrite_in;
            end
            if (Stall_choose=1)
            begin
                 RegDst_out =0;
                MemRead_out =0;
                MemtoReg_out
                ALUOp_out =2'd0;
                MemWrite_out
                 ALUSrc_out =0;
                RegWrite_out =0;
```

```
You, 2 days ago | 1 author (You)
     module MUX3to1(
         input [31:0] Src1,
         input [31:0] Src2,
         input [31:0] Src3,
         input [1:0] choose,
         output reg [31:0]result
     );
     always@(*)
     begin
         case(choose)
              2'b00:result = Src1;
             2'b01:result = Src2;
             2'b10:result = Src3;
             default:;
17
```

j. IF/ID, ID/EX, EX/MEM, MEM/WB

```
module IF_ID(
    input [31:0] Instr,
                                                                                                  module ID_EX(
                  input clk,
input IF_ID_Write,
output reg [31:0] InstrOut
                                                                                                          input RegWrite_in, // WB
                                                                                                          input Mem2Reg_in, //WB
                   reg [31:0] Instr_reg;
                                                                                                         output reg RegWrite_out, // WB
            always@(posedge clk or negedge clk)
                                                                                                          output reg Mem2Reg_out,// WB
                  begin
if(clk = 1 & IF_ID_Write = 1)
                        Instr_reg = Instr;
else // when negedge clk, output
InstrOut = Instr_reg;
                                                                                                          input MemRead_in,
                                                                                                          input MemWrite_in,
            end
endmodule
                                                                                                          output reg MemWrite_out,
                                                                                                          output reg MemRead_out,
                                                                                                          input [1:0] ALUOp_in, // EX
                // Write Back.
                                                                                                          input RegDst_in,
                                                                                                          input ALU_Src_in,
                reg RegWrite_reg;
               reg Mem2Reg_reg;
                                                                                                         output reg [1:0] ALUOp_out, //EX
                                                                                                          output reg RegDst_out,
                reg MemRead_reg;
                                                                                                          output reg ALU_Src_out,
                reg MemWrite_reg;
                                                                                                          input [4:0] RdAddr_in,
                reg [1:0] ALUOp_reg; // EX
                                                                                                          input [4:0] RtAddr_in,
                reg RegDst_reg;
                                                                                                          input [4:0] RsAddr_in,
               reg ALU_Src_reg;
                                                                                                          input [31:0] RsData_in,
                                                                                                          input [31:0] RtData_in,
                reg [4:0] RdAddr_reg;
                                                                                                          input [31:0] immediate_in,
                                                                                                         output reg [31:0] immediate_out,
output reg [31:0] RsData_out,
output reg [31:0] RtData_out,
                                                                                        29
                reg [4:0] RtAddr_reg;
                reg [4:0] RsAddr_reg;
                reg [31:0] RsData_reg;
                                                                                                          output reg [4:0] RdAddr_out,
               reg [31:0] RtData_reg;
                                                                                                         output reg [4:0] RtAddr_out,
               reg [31:0] immediate_reg;
                                                                                                         output reg [4:0] RsAddr_out
always@(posedge clk or negedge clk)
begin
if(clk = 1) // put them in to the reg
begin
                                                                               ou, seconds ago | 1 author (Yo
                  // Write Back.
Mem2Reg_reg = Mem2Reg_in;
RegWrite_reg = RegWrite_in;
                                                                                  input RegWrite_in, // WB
input Mem2Reg_in, //WB
                                                                                                                                                 begin

if(clk = 1) // put them in to the reg

begin
                                                                                  output reg RegWrite_out, // WB
output reg Mem2Reg_out,// WB
                  // Execution
ALUOp_reg = ALUOp_in;
RegDst_reg = RegDst_in;
ALU_Src_reg =ALU_Src_in;
                                                                                                                                                              RegWrite_reg = RegWrite_in;
Mem2Reg_reg = Mem2Reg_in;
                                                                                  input MemRead_in,
input MemWrite_in,
                                                                                                                                                              // Memory.
RegWrite_reg = RegWrite_in;
Mem2Reg_reg = Mem2Reg_in;
MemRead_reg = MemRead_in;
MemWrite_reg = MemWrite_in;
                  // Others.
RdAddr_reg = RdAddr_in;
RtAddr_reg = RtAddr_in;
RsAddr_reg = RsAddr_in;
                                                                                  output reg MemWrite_out, output reg MemRead_out,
                  RsData_reg = RsData_in;
RtData_reg = RtData_in;
immediate_reg = immediate_in;
                                                                                                                                                              RdAddr_reg = RdAddr_in;
ALU_result_reg = ALU_result_in;
RtData_reg = RtData_in;
                                                                                  input clk,
input [31:0] ALU_result_in,
input [4:0] RdAddr_in,
input [31:0] RtData_in,
output reg [31:0] RtData_out,
output reg [4:0] RdAddr_out,
output reg [31:0] ALU_result_out
                                                                                                                                                         end
                  // Write Back.
RegWrite_out = RegWrite_reg;
Mem2Reg_out = Mem2Reg_reg;
                                                                                                                                                              in
// Write Back.
RegWrite_out = RegWrite_reg;
Mem2Reg_out = Mem2Reg_reg;
                                                                                                                                                              // Memory
RegWrite_out = RegWrite_reg;
Mem2Reg_out = Mem2Reg_reg;
MemRead_out = MemRead_reg;
MemWrite_out = MemWrite_reg;
                   // Execution
ALUOp_out = ALUOp_reg;
                  RegDst_out = RegDst_reg;
ALU_Src_out =ALU_Src_reg;
                                                                                  reg RegWrite_reg;
reg Mem2Reg_reg;
                  RdAddr_out = RdAddr_reg;
RtAddr_out = RtAddr_reg;
RsAddr_out = RsAddr_reg;
                                                                                  // Memory
reg MemRead_reg;
reg MemWrite_reg;
                                                                                                                                                              RdAddr_out = RdAddr_reg;
ALU_result_out = ALU_result_reg;
RtData_out = RtData_reg;
                                                                                  reg [5:0] RdAddr_reg;
reg [31:0] RtData_reg;
reg [31:0] ALU_result_reg;
```

這幾個module都是Pipeline register.因為性質相同,且無任何特別的,因此在這個地方,就將他們放上來,所有的pipeline register都是正緣觸發,將值傳入register,當負緣的時候才更新輸出的值。確保不會影響到下一刻的output.

4. 作業總結與心得

這次的作業,從6/2星期三出的。因為疫情的關係,全台所有學校進行遠距教學,讓我原本排滿滿的生活,有了充裕的時間可以自行運用。因此這次的作業,我從出作業當天晚上開始思考如何做起,當天晚上把part1做完。而隔天早上把part2做完。下午開始處理Part3,相比part2與part3,真的是難度相差非常多,因為他不僅要處理pipeline,又要可以偵測hazard,還要做forwarding.在那個晚上在兜完線以後,滿心期待地去跑模擬,結果出來有三個register,是錯誤的,於是就開始了整個晚上的debug時間。

一直忙到大概隔天的凌晨五點,我一直反覆追溯bug的來源,把所有波形放出來看,卻都解決不了問題。(這時候助教還沒有改線),後來五點的時候我覺得實在是太累了,必須休息,但是我還是不死心的google了一下,結果躺在床上的時候居然找到答案了,這時候我就立刻跳起來打開電腦試試看新學到的方法,結果真的解決了1/3的bug. 但還是有兩個臭蟲仍然存活於我的code之中。不過我還是心滿意足地去睡覺了。到了隔天助教重新發了一張新的接線圖,我就開始依照這張圖重新施工。不過就算花了好幾小時重新施工,我仍然有相同的問題。後來我就有點進入放棄狀態,打算請求同學的幫助,並問他們是否接線圖有問題。結果同學回我說照著最新的圖是沒問題的。後來發現原來一開始我是照著上課投影片多工器的方法去接線,最後才發現原來課本的投影片多工器那邊出了問題。而更改過後,模擬結果還真的對了。

這次的題目主要是以PA2為基礎,增加pipeline register來減少clock數量。雖然因為part3的圖我沒有搞清楚就開始做所以多花了很多時間以外,其他部分都很順利的過五關斬六將了。我在做最後一個project才突然發現一些增進debug的技巧,可以從Model Sim那邊看到各條wire和reg的值,之前大部分的project我都會與同學討論,但這次我一人鑽研居然就成功了。這學期有修計算機組織真的很開心,希望這堂課的期末考試,也可以像這次一樣順利度過。