Features

- High Performance, Low Power AVR® 8-Bit Microcontroller
- **Advanced RISC Architecture**
 - 135 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16 MHz
 - On-Chip 2-cycle Multiplier
- Non-volatile Program and Data Memories
 - 64K/128K/256K Bytes of In-System Self-Programmable Flash
 - Endurance: 10,000 Write/Erase Cycles
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - 4K Bytes EEPROM
 - Endurance: 100,000 Write/Erase Cycles
 - 8K Bytes Internal SRAM
 - Up to 64K Bytes Optional External Memory Space
- Programming Lock for Software Security
 JTAG (IEEE std. 1149.1 compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - Four 16-bit Timer/Counter with Separate Prescaler, Compare- and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four 8-bit PWM Channels
 - Six/Twelve PWM Channels with Programmable Resolution from 2 to 16 Bits (ATmega1281/2561, ATmega640/1280/2560)
 - **Output Compare Modulator**
 - 8/16-channel, 10-bit ADC (ATmega1281/2561, ATmega640/1280/2560)
 - Two/Four Programmable Serial USART (ATmega1281/2561,ATmega640/1280/2560)
 - Master/Slave SPI Serial Interface
 - Byte Oriented 2-wire Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
 - 54/86 Programmable I/O Lines (ATmega1281/2561, ATmega640/1280/2560)
 - 64-pad QFN/MLF, 64-lead TQFP (ATmega1281/2561)
 - 100-lead TQFP, 100-ball CBGA (ATmega640/1280/2560)
 - RoHS/Fully Green
- Temperature Range:
 - -40°C to 85°C Industrial
- Ultra-Low Power Consumption
 - Active Mode: 1 MHz, 1.8V: 510 μΑ
 - Power-down Mode: 0.1 µA at 1.8V
- Speed Grade (see "Maximum speed vs. VCC" on page 377):
 ATmega640V/ATmega1280V/ATmega1281V:

 - 0 4 MHz @ 1.8 5.5V, 0 8 MHz @ 2.7 5.5V
 - ATmega2560V/ATmega2561V:
 - 0 2 MHz @ 1.8 5.5V, 0 8 MHz @ 2.7 5.5V
 - ATmega640/ATmega1280/ATmega1281:
 - 0 8 MHz @ 2.7 5.5V, 0 16 MHz @ 4.5 5.5V
 - ATmega2560/ATmega2561:
 - 0 16 MHz @ 4.5 5.5V



8-bit AVR Microcontroller with 64K/128K/256K **Bytes In-System Programmable Flash**

ATmega640/V ATmega1280/V ATmega1281/V ATmega2560/V ATmega2561/V

Preliminary Summary




2549KS-AVR-01/07



Pin Configurations

Figure 1. TQFP-pinout ATmega640/1280/2560



ATmega640/1280/1281/2560/2561

Figure 2. CBGA-pinout ATmega640/1280/2560





Table 1. CBGA-pinout ATmega640/1280/2560.

	1	2	3	4	5	6	7	8	9	10
Α	GND	AREF	PF0	PF2	PF5	PK0	PK3	PK6	GND	VCC
В	AVCC	PG5	PF1	PF3	PF6	PK1	PK4	PK7	PA0	PA2
С	PE2	PE0	PE1	PF4	PF7	PK2	PK5	PJ7	PA1	PA3
D	PE3	PE4	PE5	PE6	PH2	PA4	PA5	PA6	PA7	PG2
E	PE7	PH0	PH1	PH3	PH5	PJ6	PJ5	PJ4	PJ3	PJ2
F	VCC	PH4	PH6	PB0	PL4	PD1	PJ1	PJ0	PC7	GND
G	GND	PB1	PB2	PB5	PL2	PD0	PD5	PC5	PC6	VCC
Н	PB3	PB4	RESET	PL1	PL3	PL7	PD4	PC4	PC3	PC2
J	PH7	PG3	PB6	PL0	XTAL2	PL6	PD3	PC1	PC0	PG1
K	PB7	PG4	VCC	GND	XTAL1	PL5	PD2	PD6	PD7	PG0



Figure 3. Pinout ATmega1281/2561



Note: The large center pad underneath the QFN/MLF package is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.

Disclaimer


Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min. and Max values will be available after the device is characterized.

Overview

The ATmega640/1280/1281/2560/2561 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega640/1280/1281/2560/2561 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram

Figure 4. Block Diagram





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega640/1280/1281/2560/2561 provides the following features: 64K/128K/256K bytes of In-System Programmable Flash with Read-While-Write capabilities, 4K bytes EEPROM, 8K bytes SRAM, 54/86 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), six flexible Timer/Counters with compare modes and PWM, 4 USARTs, a byte oriented 2-wire Serial Interface, a 16-channel, 10bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega640/1280/1281/2560/2561 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega640/1280/1281/2560/2561 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

Comparison Between ATmega1281/2561 and ATmega640/1280/2560

Each device in the ATmega640/1280/1281/2560/2561 family differs only in memory size and number of pins. Table 2 summarizes the different configurations for the six devices.

Table 2. Configuration Summary

Device	Flash	EEPROM	RAM	General Purpose I/O pins	16 bits resolution PWM channels	Serial USARTs	ADC Channels
ATmega640	64KB	4KB	8KB	86	12	4	16
ATmega1280	128KB	4KB	8KB	86	12	4	16
ATmega1281	128KB	4KB	8KB	54	6	2	8
ATmega2560	256KB	4KB	8KB	86	12	4	16
ATmega2561	256KB	4KB	8KB	54	6	2	8

Pin Descriptions

VCC Digital supply voltage.

GND Ground.

Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 91.

Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.

Port B also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 92.

Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega640/1280/1281/2560/2561 as listed on page 95.

Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source





current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 97.

Port E (PE7..PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port E also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 99.

Port F (PF7..PF0)

Port F serves as analog inputs to the A/D Converter.

Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface.

Port G (PG5..PG0)

Port G is a 6-bit I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port G also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 105.

Port H (PH7..PH0)

Port H is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port H output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port H pins that are externally pulled low will source current if the pull-up resistors are activated. The Port H pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port H also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 107.

Port J (PJ7..PJ0)

Port J is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port J output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port J pins that are externally pulled low will source current if the pull-up resistors are activated. The Port J pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port J also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 109.

Port K (PK7..PK0)

Port K serves as analog inputs to the A/D Converter.

ATmega640/1280/1281/2560/2561

Port K is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port K output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port K pins that are externally pulled low will source current if the pull-up resistors are activated. The Port K pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port K also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 111.

Port L (PL7..PL0)

Port L is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port L output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port L pins that are externally pulled low will source current if the pull-up resistors are activated. The Port L pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port L also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 113.

RESET Reset input. A low level on this pin for longer than the minimum pulse length will gener-

ate a reset, even if the clock is not running. The minimum pulse length is given in Table

26 on page 58. Shorter pulses are not guaranteed to generate a reset.

XTAL1 Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

XTAL2 Output from the inverting Oscillator amplifier.

AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally

connected to V_{CC}, even if the ADC is not used. If the ADC is used, it should be con-

nected to V_{CC} through a low-pass filter.

AREF This is the analog reference pin for the A/D Converter.

Resources

A comprehensive set of development tools and application notes, and datasheets are available for download on http://www.atmel.com/avr.





Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x1FF)	Reserved	-	-	-	-	-	-	-	-	
	Reserved	-	-	-	-	-	-	-	-	
(0x13F)	Reserved									
(0x13E)	Reserved									
(0x13D)	Reserved									
(0x13C)	Reserved									
(0x13B)	Reserved									
(0x13A)	Reserved									
(0x139)	Reserved									
(0x138)	Reserved									
(0x137)	Reserved									
(0x136)	UDR3				USART3 I/O	Data Register				page 227
(0x135)	UBRR3H	-	-	-	-		SART3 Baud Ra	e Register High F	Svte	page 231
(0x134)	UBRR3L				ISART3 Raud Ra	ate Register Low I		e riegister riigir i	sylo	page 231
(0x133)	Reserved	-	-	-	-		-	_	-	page 201
(0x133)	UCSR3C	UMSEL31	UMSEL30	UPM31	UPM30	USBS3	UCSZ31	UCSZ30	UCPOL3	page 244
(0x132)	UCSR3B	RXCIE3	TXCIE3	UDRIE3	RXEN3	TXEN3	UCSZ32	RXB83	TXB83	
(0x131) (0x130)	UCSR3B UCSR3A	RXC3	TXCIE3	UDRIE3	FE3	DOR3	UPE3	U2X3	MPCM3	page 243
(0x130) (0x12F)	Reserved	-	-	-	- FE3	DOR3	UPE3	-	-	page 242
(0x12F) (0x12E)	Reserved	-	-		•	_	-	-	-	
		-	-		untor5 - Outout O	ompare Register	C High Puto	-	-	page 167
(0x12D)	OCR5CH OCR5CL									page 167
(0x12C)						Compare Register				page 167
(0x12B)	OCR5BH					compare Register	<u> </u>			page 167
(0x12A)	OCR5BL					Compare Register				page 167
(0x129)	OCR5AH					ompare Register				page 167
(0x128)	OCR5AL					Compare Register				page 167
(0x127)	ICR5H					Capture Register				page 168
(0x126)	ICR5L					Capture Register	-			page 168
(0x125)	TCNT5H					unter Register Hig				page 165
(0x124)	TCNT5L		ı			unter Register Lo	-	ı		page 165
(0x123)	Reserved	-	-	-	-	-	-	-	-	
(0x122)	TCCR5C	FOC5A	FOC5B	FOC5C	-	-	-	-	-	page 164
(0x121)	TCCR5B	ICNC5	ICES5	-	WGM53	WGM52	CS52	CS51	CS50	page 162
(0x120)	TCCR5A	COM5A1	COM5A0	COM5B1	COM5B0	COM5C1	COM5C0	WGM51	WGM50	page 160
(0x11F)	Reserved	-	-	-	-	-	-	-	-	
(0x11E)	Reserved	-	-	-	-	-	-	-	-	
(0x11D)	Reserved	-	-	-	-	-	-	-	-	
(0x11C)	Reserved	-	-	-	-	-	-	-	-	
(0x11B)	Reserved	-	-	-	-	-	-	-	-	
(0x11A)	Reserved	-	-	-	-	-	-	-	-	
(0x119)	Reserved	-	-	-	-	-	-	-	-	
(0x118)	Reserved	-	-	-	-	-	-	-	-	
(0x117)	Reserved	-	-	-	-	-	-	-	-	
(0x116)	Reserved	-	-	-	-	-	-	-	-	
(0x115)	Reserved	-	-	-	-	-	-	-	-	
(0x114)	Reserved	-	-	-	-	-	-	-	-	
(0x113)	Reserved	-	-	-	-	-	-	-	-	
(0x112)	Reserved	-	-	-	-	-	-	-	-	
(0x111)	Reserved	-	-	-	-	-	-	-	-	
(0x110)	Reserved	-	-	-	-	-	-	-	-	
(0x10F)	Reserved	-	-	-	-	-	-	-	-	
(0x10E)	Reserved	-	-	-	-	-	-	-	-	
(0x10D)	Reserved	-	-	-	-	-	-	-	-	
(0x10C)	Reserved	-	-	-	-	-	-	-	-	
(0x10B)	PORTL	PORTL7	PORTL6	PORTL5	PORTL4	PORTL3	PORTL2	PORTL1	PORTL0	page 118
(0x10A)	DDRL	DDL7	DDL6	DDL5	DDL4	DDL3	DDL2	DDL1	DDL0	page 118
(0x109)	PINL	PINL7	PINL6	PINL5	PINL4	PINL3	PINL2	PINL1	PINL0	page 118
(0x108)	PORTK	PORTK7	PORTK6	PORTK5	PORTK4	PORTK3	PORTK2	PORTK1	PORTK0	page 118
(0x100)	DDRK	DDK7	DDK6	DDK5	DDK4	DDK3	DDK2	DDK1	DDK0	page 118
(0x107) (0x106)	PINK	PINK7	PINK6	PINK5	PINK4	PINK3	PINK2	PINK1	PINK0	page 118
(0x100) (0x105)	PORTJ	PORTJ7	PORTJ6	PORTJ5	PORTJ4	PORTJ3	PORTJ2	PORTJ1	PORTJ0	page 118
(0x103) (0x104)	DDRJ	DDJ7	DDJ6	DDJ5	DDJ4	DDJ3	DDJ2	DDJ1	DDJ0	page 118
	PINJ	PINJ7	PINJ6	PINJ5	PINJ4	PINJ3	PINJ2	PINJ1	PINJ0	page 118
(0x103)					r mu4	LINOS	1 ITIINUZ	I LINO I	i i iinuu	uaue IIô

■ ATmega640/1280/1281/2560/2561

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x101)	DDRH	DDH7	DDH6	DDH5	DDH4	DDH3	DDH2	DDH1	DDH0	page 117
(0x100)	PINH	PINH7	PINH6	PINH5	PINH4	PINH3	PINH2	PINH1	PINH0	page 117
(0xFF)	Reserved	-	-	-	-	-	-	-	-	. 0
(0xFE)	Reserved	-	-	-	-	-	-	-	-	
(0xFD)	Reserved	-	-	-	-	-	-	-	-	
(0xFC)	Reserved	-	-	-	-	-	-	-	-	
(0xFB)	Reserved	-	-	-	-	-	-	-	-	
(0xFA)	Reserved	-	-	-	-	-	-	-	-	
(0xF9)	Reserved	-	-	-	-	-	-	-	-	
(0xF8)	Reserved	-	-	-	-	-	-	-	-	
(0xF7)	Reserved	-	-	-	-	-	-	-	-	
(0xF6)	Reserved	-	-	1	-	-	-	-	•	
(0xF5)	Reserved	-	-	-	-	-	-	-	-	
(0xF4)	Reserved	-	-	-	-	-	-	-	-	
(0xF3)	Reserved	-	-	-	-	-	-	-	-	
(0xF2)	Reserved	-	-	-	-	-	-	-	-	
(0xF1)	Reserved	-	-	-	-	-	-	-	-	
(0xF0)	Reserved	-	-	-	-	-	-	-	-	
(0xEF)	Reserved	-	-	-	-	-	-	-	-	
(0xEE)	Reserved	-	-	-	-	-	-	-	-	
(0xED)	Reserved	-	-	-	-	-	-	-	-	
(0xEC)	Reserved	-	-	-	-	-	-	-	-	
(0xEB)	Reserved	-	-	-	-		-	-	-	
(0xEA)	Reserved	-	-	-	-	-	-	-	-	
(0xE9)	Reserved	-	-	-	-	-	-	-	-	
(0xE8)	Reserved	-	-	-	-	-	-	-	-	
(0xE7)	Reserved	-	-	-	-		-	-	-	
(0xE6)	Reserved	-	-	-	-	-	-	-	-	
(0xE5)	Reserved	-	-	-	-	-	-	-	-	
(0xE4)	Reserved	-	-	-	-	-	-	-	-	
(0xE3)	Reserved	-	-	-	-		-	-	-	
(0xE2)	Reserved	-	-	-	-	-	-	-	-	
(0xE1)	Reserved	-	-	-	-		-	-	-	
(0xE0)	Reserved	-	-	-	-		-	-	-	
(0xDF) (0xDE)	Reserved Reserved	-	-	-	-	-	-	-	-	
(0xDE)	Reserved	-	-	-	-	-	-	-	-	
(0xDC)	Reserved	-	-	-	-	_	-	-	-	
(0xDB)	Reserved	-	_	-	_	-	_	-	_	
(0xDA)	Reserved	-	-	-	_	-	-	_	_	
(0xD9)	Reserved	-	_	-	_		-	-	-	
(0xD8)	Reserved	-	-	-	_	_	-	_	-	
(0xD7)	Reserved	_	-	-	_	_	-	-	-	
(0xD6)	UDR2				USART2 I/O	Data Register				page 227
(0xD5)	UBRR2H	-	_	-	-		JSART2 Baud Ra	te Register High E	Byte	page 231
(0xD4)	UBRR2L				USART2 Baud Ra				•	page 231
(0xD3)	Reserved	-	-	-	-	-	-	-	-	p. 1.31 = 21
(0xD2)	UCSR2C	UMSEL21	UMSEL20	UPM21	UPM20	USBS2	UCSZ21	UCSZ20	UCPOL2	page 244
(0xD1)	UCSR2B	RXCIE2	TXCIE2	UDRIE2	RXEN2	TXEN2	UCSZ22	RXB82	TXB82	page 243
(0xD0)	UCSR2A	RXC2	TXC2	UDRE2	FE2	DOR2	UPE2	U2X2	MPCM2	page 242
(0xCF)	Reserved	-	-	-	-	-	-	-	-	
(0xCE)	UDR1					Data Register				page 227
(0xCD)	UBRR1H	-	-	-	-		JSART1 Baud Ra	te Register High E	Byte	page 231
(0xCC)	UBRR1L				USART1 Baud Ra					page 231
(0xCB)	Reserved	-	-	-	-	<u> </u>	-	-	-	
(0xCA)	UCSR1C	UMSEL11	UMSEL10	UPM11	UPM10	USBS1	UCSZ11	UCSZ10	UCPOL1	page 244
(0xC9)	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1	UCSZ12	RXB81	TXB81	page 243
(0xC8)	UCSR1A	RXC1	TXC1	UDRE1	FE1	DOR1	UPE1	U2X1	MPCM1	page 242
(0xC7)	Reserved	-	-	1	-	-	-	-	-	_
(0xC6)	UDR0				USART0 I/0	Data Register				page 227
(0xC5)	UBRR0H	-	-	-	-	L	JSART0 Baud Ra	te Register High E	Byte	page 231
(0xC4)	UBRR0L				USART0 Baud Ra	ate Register Low	Byte			page 231
(0xC3)	Reserved	-	-	-	-	-	-	-	-	-
(0xC2)	UCSR0C	UMSEL01	UMSEL00	UPM01	UPM00	USBS0	UCSZ01	UCSZ00	UCPOL0	page 244
	UCSR0B	RXCIE0	TXCIE0	UDRIE0	RXEN0	TXEN0	UCSZ02	RXB80	TXB80	page 243
(0xC1) (0xC0)	UCSR0A	RXC0	TXC0	UDRE0		DOR0	UPE0	U2X0	MPCM0	1





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0xBF)	Reserved	-	-	-	-	-	-	-	-	
(0xBE)	Reserved	-	-	-	-	-	-	-	-	
(0xBD)	TWAMR	TWAM6	TWAM5	TWAM4	TWAM3	TWAM2	TWAM1	TWAM0	-	page 274
(0xBC)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	page 271
(0xBB)	TWDR		T	1		rface Data Regis				page 273
(0xBA)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	page 273
(0xB9)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	page 272
(0xB8)	TWBR		-		-wire Serial Interf	ace Bit Hate Hegi I	ster	-		page 271
(0xB7) (0xB6)	Reserved ASSR	-	EXCLK	- AS2	TCN2UB	OCR2AUB	OCR2BUB	TCR2AUB	TCR2BUB	2000 100
(0xB6)	Reserved		- EXCLN	A32	TCN20B		-	-		page 188
(0xB3) (0xB4)	OCR2B	-	-		ner/Counter2 Out	out Compare Reg		-	-	page 195
(0xB3)	OCR2A				ner/Counter2 Out					page 195
(0xB2)	TCNT2					unter2 (8 Bit)	iotor / t			page 195
(0xB1)	TCCR2B	FOC2A	FOC2B	_	-	WGM22	CS22	CS21	CS20	page 194
(0xB0)	TCCR2A	COM2A1	COM2A0	COM2B1	COM2B0	-	-	WGM21	WGM20	page 195
(0xAF)	Reserved	-	-	-	-	-	-	-	-	
(0xAE)	Reserved	-	-	-	-	-	-	-	-	
(0xAD)	OCR4CH		•	Timer/Co	unter4 - Output C	ompare Register	C High Byte			page 167
(0xAC)	OCR4CL			Timer/Co	unter4 - Output C	ompare Register	C Low Byte			page 167
(0xAB)	OCR4BH			Timer/Co	unter4 - Output C	ompare Register	B High Byte			page 166
(0xAA)	OCR4BL			Timer/Co	unter4 - Output C	ompare Register	B Low Byte			page 166
(0xA9)	OCR4AH			Timer/Co	unter4 - Output C	ompare Register	A High Byte			page 166
(8Ax0)	OCR4AL			Timer/Co	unter4 - Output C	ompare Register	A Low Byte			page 166
(0xA7)	ICR4H			Timer/	Counter4 - Input (Capture Register I	High Byte			page 168
(0xA6)	ICR4L			Timer/	Counter4 - Input (Capture Register	Low Byte			page 168
(0xA5)	TCNT4H			Time	er/Counter4 - Cou	ınter Register Hig	h Byte			page 165
(0xA4)	TCNT4L				er/Counter4 - Co	_				page 165
(0xA3)	Reserved	-	-	-	-	-	-	-	-	
(0xA2)	TCCR4C	FOC4A	FOC4B	FOC4C	-	-	-	-	-	page 164
(0xA1)	TCCR4B	ICNC4	ICES4	-	WGM43	WGM42	CS42	CS41	CS40	page 162
(0xA0)	TCCR4A	COM4A1	COM4A0	COM4B1	COM4B0	COM4C1	COM4C0	WGM41	WGM40	page 160
(0x9F)	Reserved	-	-	-	-	-	-	-	-	
(0x9E) (0x9D)	Reserved OCR3CH	-	-	- Times#/Co	unter3 - Output C	- 	C Llieb Dute	-	-	1CC
(0x9D) (0x9C)	OCR3CH OCR3CL				unter3 - Output C	, ,	• •			page 166
(0x9C) (0x9B)	OCR3BH				unter3 - Output C					page 166 page 166
(0x9A)	OCR3BL				unter3 - Output C		<u> </u>			page 166
(0x99)	OCR3AH				unter3 - Output C		•			page 166
(0x98)	OCR3AL				unter3 - Output C					page 166
(0x97)	ICR3H				Counter3 - Input (-			page 168
(0x96)	ICR3L				Counter3 - Input (page 168
(0x95)	TCNT3H				er/Counter3 - Cou					page 165
(0x94)	TCNT3L				er/Counter3 - Co					page 165
(0x93)	Reserved	-	-	-	-	-	-	-	-	
(0x92)	TCCR3C	FOC3A	FOC3B	FOC3C	-	-	-	-	-	page 164
(0x91)	TOODOD			i	14/01/00	MOMO		0004	CS30	page 162
(0,01)	TCCR3B	ICNC3	ICES3	-	WGM33	WGM32	CS32	CS31		page 102
(0x90)	TCCR3B TCCR3A	ICNC3 COM3A1	COM3A0	COM3B1	COM3B0	COM3C1	CS32 COM3C0	WGM31	WGM30	page 160
, ,									WGM30 -	
(0x90)	TCCR3A	COM3A1				COM3C1			WGM30 - -	
(0x90) (0x8F)	TCCR3A Reserved	COM3A1	COM3A0	COM3B1 Timer/Co	COM3B0 unter1 - Output C	COM3C1 ompare Register	COM3C0 C High Byte		-	
(0x90) (0x8F) (0x8E) (0x8D) (0x8C)	TCCR3A Reserved Reserved OCR1CH OCR1CL	COM3A1	COM3A0	COM3B1 Timer/Co Timer/Co	COM3B0 unter1 - Output Cunter1 - Output C	COM3C1 ompare Register ompare Register	COM3C0 C High Byte C Low Byte		-	page 160 page 166 page 166
(0x90) (0x8F) (0x8E) (0x8D) (0x8C) (0x8B)	TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH	COM3A1	COM3A0	COM3B1 Timer/Co Timer/Co	COM3B0 - unter1 - Output C unter1 - Output C unter1 - Output C	COM3C1 ompare Register ompare Register ompare Register	COM3C0 C High Byte C Low Byte B High Byte		-	page 160 page 166 page 166 page 166
(0x90) (0x8F) (0x8E) (0x8D) (0x8C) (0x8B) (0x8A)	TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH OCR1BL	COM3A1	COM3A0	COM3B1 - Timer/Co Timer/Co Timer/Co	COM3B0 - unter1 - Output C unter1 - Output C unter1 - Output C unter1 - Output C	COM3C1 ompare Register ompare Register ompare Register ompare Register	COM3C0 C High Byte C Low Byte B High Byte B Low Byte		-	page 166 page 166 page 166 page 166 page 166
(0x90) (0x8F) (0x8E) (0x8D) (0x8C) (0x8B) (0x8A) (0x89)	TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH OCR1BL OCR1AH	COM3A1	COM3A0	COM3B1 - Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co	COM3B0 - unter1 - Output C	COM3C1 compare Register compare Register compare Register compare Register compare Register compare Register	COM3C0 - C High Byte C Low Byte B High Byte B Low Byte A High Byte		-	page 166 page 166 page 166 page 166 page 166 page 166
(0x90) (0x8F) (0x8E) (0x8D) (0x8C) (0x8B) (0x8A) (0x8A) (0x89) (0x88)	TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH OCR1BL OCR1AH	COM3A1	COM3A0	COM3B1 - Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co	COM3B0 - unter1 - Output C	COM3C1 compare Register	COM3C0 - C High Byte C Low Byte B High Byte B Low Byte A High Byte A Low Byte		-	page 166
(0x90) (0x8F) (0x8E) (0x8D) (0x8C) (0x8B) (0x8A) (0x8A) (0x89) (0x88) (0x87)	TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH OCR1BL OCR1AH OCR1AL ICR1H	COM3A1	COM3A0	COM3B1 - Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co	COM3B0 - unter1 - Output C counter1 - Input C	COM3C1 compare Register	COM3C0 - C High Byte C Low Byte B High Byte B Low Byte A High Byte A Low Byte High Byte		-	page 166 page 168
(0x90) (0x8F) (0x8E) (0x8D) (0x8C) (0x8B) (0x8A) (0x8A) (0x89) (0x88) (0x87) (0x86)	TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH OCR1BL OCR1AH OCR1AL ICR1H ICR1L	COM3A1	COM3A0	COM3B1 - Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co	COM3B0 - unter1 - Output C counter1 - Input C Counter1 - Input C	COM3C1 compare Register capture Register	COM3C0 - C High Byte C Low Byte B High Byte B Low Byte A High Byte A Low Byte High Byte Low Byte Low Byte		-	page 160 page 166 page 166 page 166 page 166 page 166 page 166 page 168 page 168
(0x90) (0x8F) (0x8E) (0x8E) (0x8D) (0x8C) (0x8B) (0x8A) (0x89) (0x88) (0x87) (0x86) (0x85)	TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH OCR1BL OCR1AH OCR1AL ICR1H ICR1L TCNT1H	COM3A1	COM3A0	COM3B1 - Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Timer/Co Timer/Timer/Timer/Co	COM3B0 - unter1 - Output C counter1 - Input C Counter1 - Input C	COM3C1 compare Register capture Register capture Register unter Register Hig	COM3C0 - C High Byte C Low Byte B High Byte B Low Byte A High Byte A Low Byte High Byte Low Byte Low Byte h Byte		-	page 160 page 166 page 166 page 166 page 166 page 166 page 166 page 168 page 168 page 168 page 165
(0x90) (0x8F) (0x8E) (0x8E) (0x8D) (0x8C) (0x8B) (0x8A) (0x89) (0x88) (0x87) (0x86) (0x85) (0x84)	TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH OCR1BL OCR1AH ICR1H ICR1L TCNT1H TCNT1L		COM3A0	COM3B1 - Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Timer/ Timer/T	comsbo - unter1 - Output C counter1 - Input C counter1 - Input C cor/Counter1 - Cou	COM3C1 compare Register capture Register capture Register unter Register Hig	COM3C0 - C High Byte C Low Byte B High Byte B Low Byte A High Byte A Low Byte High Byte Low Byte Low Byte h Byte w Byte	WGM31	-	page 160 page 166 page 166 page 166 page 166 page 166 page 166 page 168 page 168
(0x90) (0x8F) (0x8E) (0x8E) (0x8D) (0x8C) (0x8B) (0x8A) (0x89) (0x88) (0x87) (0x86) (0x85) (0x84) (0x83)	TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH OCR1BL OCR1AH ICR1H ICR1L TCNT1H TCNT1L Reserved	COM3A1 - -	COM3A0	COM3B1 - Timer/Co	com380 - unter1 - Output C counter1 - Output C Counter1 - Input C counter1 - Input C counter1 - Input C counter1 - Cou	COM3C1 compare Register capture Register unter Register Low -	COM3C0 - C High Byte C Low Byte B High Byte B Low Byte A High Byte A Low Byte High Byte Low Byte h Byte b Byte b Byte c Byte b Byte c Byte	WGM31	-	page 160 page 166 page 166 page 166 page 166 page 166 page 166 page 168 page 168 page 165 page 165
(0x90) (0x8F) (0x8E) (0x8E) (0x8D) (0x8C) (0x8B) (0x8A) (0x89) (0x88) (0x87) (0x86) (0x85) (0x84) (0x83) (0x82)	TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH OCR1BL OCR1AH ICR1H ICR1L TCNT1H TCNT1L Reserved TCCR1C	COM3A1 FOC1A	COM3A0 FOC1B	COM3B1 - Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Co Timer/Timer/ Timer/T	com380 - unter1 - Output C counter1 - Output C Counter1 - Input C Counter1 - Input C counter1 - Input C	comact compare Register capture Register Hig unter Register Lov compare Register Lov compare Register Lov compare Register co	COM3C0 C High Byte C Low Byte B High Byte B Low Byte A Low Byte A Low Byte Low Byte Low Byte h Byte	WGM31	-	page 160 page 166 page 166 page 166 page 166 page 166 page 166 page 168 page 168 page 165 page 165 page 165
(0x90) (0x8F) (0x8E) (0x8E) (0x8D) (0x8C) (0x8B) (0x8A) (0x88) (0x87) (0x86) (0x85) (0x84) (0x83) (0x82) (0x81)	TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH OCR1BL OCR1AH ICR1H ICR1H ICR1L TCNT1H TCNT1L Reserved TCCR1C TCCR1B	COM3A1 FOC1A ICNC1	COM3A0 FOC1B ICES1	COM3B1 - Timer/Co Ti	com/380 - unter1 - Output C counter1 - Output C counter1 - Output C counter1 - Input C counter1 - Input C counter1 - Input C counter1 - Cou	comact compare Register capture Register Hig unter Register Lov compare Register Lov degister	COM3C0 C High Byte C Low Byte B High Byte B Low Byte A Low Byte A Low Byte Low Byte Low Byte Low Byte	WGM31	- - - - - CS10	page 160 page 166 page 166 page 166 page 166 page 166 page 166 page 168 page 168 page 165 page 165 page 164 page 164
(0x90) (0x8F) (0x8E) (0x8E) (0x8D) (0x8C) (0x8B) (0x8A) (0x89) (0x88) (0x87) (0x86) (0x85) (0x84) (0x83) (0x82)	TCCR3A Reserved Reserved OCR1CH OCR1CL OCR1BH OCR1BL OCR1AH ICR1H ICR1L TCNT1H TCNT1L Reserved TCCR1C	COM3A1 FOC1A	COM3A0 FOC1B	COM3B1 - Timer/Co	com380 - unter1 - Output C counter1 - Output C Counter1 - Input C Counter1 - Input C counter1 - Input C	comact compare Register capture Register Hig unter Register Lov compare Register Lov compare Register Lov compare Register co	COM3C0 C High Byte C Low Byte B High Byte B Low Byte A Low Byte A Low Byte Low Byte Low Byte h Byte	WGM31	-	page 160 page 166 page 166 page 166 page 166 page 166 page 166 page 168 page 168 page 165 page 165 page 165

■ ATmega640/1280/1281/2560/2561

										_
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
(0x7D)	DIDR2	ADC15D	ADC14D	ADC13D	ADC12D	ADC11D	ADC10D	ADC9D	ADC8D	page 300
(0x7C)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	page 294
(0x7B)	ADCSRB	-	ACME	-	-	MUX5	ADTS2	ADTS1	ADTS0	page 277,295,,299
(0x7A)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	page 297
(0x79)	ADCH					gister High byte				page 298
(0x78)	ADCL			1	ADC Data Re	egister Low byte	1	1	1	page 298
(0x77)	Reserved	-	-	-	-	-	-	-	-	
(0x76)	Reserved	-	-	-	-	-	-	-	-	
(0x75)	XMCRB	XMBK	-	-	-	-	XMM2	XMM1	XMM0	page 36
(0x74)	XMCRA	SRE	SRL2	SRL1	SRL0	SRW11	SRW10	SRW01	SRW00	page 34
(0x73)	TIMSK5	-	-	ICIE5	-	OCIE5C	OCIE5B	OCIE5A	TOIE5	page 169
(0x72)	TIMSK4	-	-	ICIE4	-	OCIE4C	OCIE4B	OCIE4A	TOIE4	page 169
(0x71)	TIMSK3	-	-	ICIE3	-	OCIE3C	OCIE3B	OCIE3A	TOIE3	page 169
(0x70)	TIMSK2	-	-	-	-	-	OCIE2B	OCIE2A	TOIE2	page 197
(0x6F)	TIMSK1	-	-	ICIE1	-	OCIE1C	OCIE1B	OCIE1A	TOIE1	page 169
(0x6E)	TIMSK0	-	-	-	-	-	OCIE0B	OCIE0A	TOIE0	page 135
(0x6D)	PCMSK2	PCINT23	PCINT22	PCINT21	PCINT20	PCINT19	PCINT18	PCINT17	PCINT16	page 81
(0x6C)	PCMSK1	PCINT15	PCINT14	PCINT13	PCINT12	PCINT11	PCINT10	PCINT9	PCINT8	page 81
(0x6B)	PCMSK0	PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0	page 82
(0x6A)	EICRB	ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40	page 79
(0x69)	EICRA	ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00	page 78
(0x68)	PCICR	-	-	-	-	-	PCIE2	PCIE1	PCIE0	page 80
(0x67)	Reserved	-	-	-	-	-	-	-	-	
(0x66)	OSCCAL					ibration Register	,		1	page 48
(0x65)	PRR1	-	-	PRTIM5	PRTIM4	PRTIM3	PRUSART3	PRUSART2	PRUSART1	page 56
(0x64)	PRR0	PRTWI	PRTIM2	PRTIM0	-	PRTIM1	PRSPI	PRUSART0	PRADC	page 55
(0x63)	Reserved	-	-	-	-	-	-	-	-	
(0x62)	Reserved	-	-	-	-	-	-	-	-	
(0x61)	CLKPR	CLKPCE	-	-	-	CLKPS3	CLKPS2	CLKPS1	CLKPS0	page 48
(0x60)	WDTCSR	WDIF	WDIE	WDP3	WDCE	WDE	WDP2	WDP1	WDP0	page 66
0x3F (0x5F)	SREG	I	Т	Н	S	V	N	Z	С	page 12
0x3E (0x5E)	SPH	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	page 14
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	page 14
0x3C (0x5C)	EIND	-	-	-	-	-	-	-	EIND0	page 15
0x3B (0x5B)	RAMPZ	-	-	-	-	-	-	RAMPZ1	RAMPZ0	page 15
0x3A (0x5A)	Reserved	-	-	-	-	-	-	-	-	
0x39 (0x59)	Reserved	-	-	-	-	-	-	-	-	
0x38 (0x58)	Reserved					-	-	-	-	
0x37 (0x57)		-	-	-	-					
	SPMCSR	- SPMIE	- RWWSB	- SIGRD	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	page 340
0x36 (0x56)	SPMCSR Reserved				RWWSRE		PGWRT -			page 340
0x36 (0x56) 0x35 (0x55)	Reserved MCUCR	SPMIE - JTD	RWWSB	SIGRD	- PUD	BLBSET		PGERS - IVSEL	SPMEN - IVCE	page 340 page 66,76,115,314
	Reserved	SPMIE -	RWWSB -	SIGRD -	-	BLBSET -	-	PGERS -	SPMEN -	
0x35 (0x55)	Reserved MCUCR	SPMIE - JTD	RWWSB - -	SIGRD -	- PUD	BLBSET - -	-	PGERS - IVSEL	SPMEN - IVCE	page 66,76,115,314
0x35 (0x55) 0x34 (0x54)	Reserved MCUCR MCUSR	SPMIE - JTD -	RWWSB - - -	SIGRD	- PUD JTRF	BLBSET WDRF	- - BORF	PGERS - IVSEL EXTRF SM0 -	SPMEN - IVCE PORF SE -	page 66,76,115,314 page 314
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51)	Reserved MCUCR MCUSR SMCR Reserved OCDR	SPMIE - JTD OCDR7	RWWSB OCDR6	SIGRD OCDR5	- PUD JTRF OCDR4	BLBSET WDRF SM2 - OCDR3	BORF SM1 - OCDR2	PGERS - IVSEL EXTRF SM0 - OCDR1	SPMEN - IVCE PORF SE - OCDR0	page 66,76,115,314 page 314 page 51 page 307
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR	SPMIE - JTD OCDR7 ACD	RWWSB	SIGRD OCDR5 ACO	PUD JTRF -	BLBSET WDRF SM2 -	BORF SM1	PGERS - IVSEL EXTRF SM0 -	SPMEN - IVCE PORF SE - OCDR0 ACISO	page 66,76,115,314 page 314 page 51
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved	SPMIE - JTD OCDR7	RWWSB OCDR6	SIGRD OCDR5	PUD JTRF OCDR4 ACI	BLBSET WDRF SM2 - OCDR3 ACIE	BORF SM1 - OCDR2	PGERS - IVSEL EXTRF SM0 - OCDR1	SPMEN - IVCE PORF SE - OCDR0	page 66,76,115,314 page 314 page 51 page 307
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR	SPMIE - JTD OCDR7 ACD	RWWSB OCDR6	SIGRD OCDR5 ACO	PUD JTRF OCDR4 ACI	BLBSET WDRF SM2 - OCDR3	BORF SM1 - OCDR2	PGERS - IVSEL EXTRF SM0 - OCDR1	SPMEN - IVCE PORF SE - OCDR0 ACISO -	page 66,76,115,314 page 314 page 51 page 307
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR	SPMIE - JTD OCDR7 ACD - SPIF	RWWSB OCDR6	SIGRD OCDR5 ACO	- PUD JTRF OCDR4 ACI - SPI Da	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register	BORF SM1 - OCDR2 ACIC	PGERS - IVSEL EXTRF SM0 - OCDR1	SPMEN - IVCE PORF SE - OCDRO ACISO - SPI2X	page 66,76,115,314 page 314 page 51 page 307 page 277
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR	SPMIE - JTD OCDR7 ACD	RWWSB OCDR6 ACBG	SIGRD OCDR5 ACO	- PUD JTRF OCDR4 ACI - SPI Da - MSTR	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register - CPOL	BORF SM1 - OCDR2 ACIC - CPHA	PGERS - IVSEL EXTRF SM0 - OCDR1	SPMEN - IVCE PORF SE - OCDR0 ACISO -	page 66,76,115,314 page 314 page 51 page 307 page 277
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR	SPMIE - JTD OCDR7 ACD - SPIF	RWWSB OCDR6 ACBG - WCOL	SIGRD OCDR5 ACO	- PUD JTRF OCDR4 ACI - SPI Da - MSTR	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register	BORF SM1 - OCDR2 ACIC - CPHA	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 -	SPMEN - IVCE PORF SE - OCDRO ACISO - SPI2X	page 66,76,115,314 page 314 page 51 page 307 page 277 page 208 page 207
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR	SPMIE - JTD OCDR7 ACD - SPIF	RWWSB OCDR6 ACBG - WCOL	SIGRD OCDR5 ACO	PUD JTRF OCDR4 ACI - SPI Da - MSTR General Purpo	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register - CPOL	BORF SM1 - OCDR2 ACIC - CPHA	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 -	SPMEN - IVCE PORF SE - OCDRO ACISO - SPI2X	page 66,76,115,314 page 314 page 51 page 307 page 277 page 208 page 207 page 206
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2	SPMIE - JTD OCDR7 ACD - SPIF	RWWSB OCDR6 ACBG - WCOL	SIGRD OCDR5 ACO	PUD JTRF OCDR4 ACI - SPI Da - MSTR General Purpo	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register - CPOL sse I/O Register 2	BORF SM1 - OCDR2 ACIC - CPHA	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 -	SPMEN - IVCE PORF SE - OCDRO ACISO - SPI2X	page 66,76,115,314 page 314 page 51 page 307 page 277 page 208 page 207 page 206 page 34
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1	SPMIE - JTD OCDR7 ACD - SPIF SPIE	RWWSB OCDR6 ACBG - WCOL SPE	SIGRD	PUD JTRF OCDR4 ACI - SPI Da - MSTR General Purpo	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register - CPOL use I/O Register 1	BORF SM1 - OCDR2 ACIC - CPHA	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - SPR1	SPMEN - IVCE PORF SE - OCDRO ACISO - SPI2X SPR0	page 66,76,115,314 page 314 page 51 page 307 page 277 page 208 page 207 page 206 page 34
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved	SPMIE - JTD OCDR7 ACD - SPIF SPIE	RWWSB OCDR6 ACBG - WCOL SPE	SIGRD OCDR5 ACO - DORD	PUD JTRF - OCDR4 ACI - SPI Da - MSTR General Purpo	BLBSET WDRF SM2 - OCDR3 ACIE - ta Register - CPOL sse I/O Register 1 - out Compare Reg	BORF SM1 - OCDR2 ACIC - CPHA	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - SPR1	SPMEN - IVCE PORF SE - OCDRO ACISO - SPI2X SPR0	page 66,76,115,314 page 314 page 314 page 51 page 307 page 277 page 208 page 207 page 206 page 34 page 34
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B	SPMIE - JTD OCDR7 ACD - SPIF SPIE	RWWSB OCDR6 ACBG - WCOL SPE	SIGRD OCDR5 ACO - DORD	- PUD JTRF	BLBSET WDRF SM2 - OCDR3 ACIE - ta Register - CPOL sse I/O Register 1 - out Compare Reg	BORF SM1 - OCDR2 ACIC - CPHA	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - SPR1	SPMEN - IVCE PORF SE - OCDRO ACISO - SPI2X SPR0	page 66,76,115,314 page 314 page 314 page 51 page 307 page 277 page 208 page 207 page 206 page 34 page 34 page 134
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x44) 0x28 (0x48) 0x27 (0x47)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B	SPMIE - JTD OCDR7 ACD - SPIF SPIE	RWWSB OCDR6 ACBG - WCOL SPE	SIGRD OCDR5 ACO - DORD	- PUD JTRF	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register - CPOL sse I/O Register 1 - out Compare Regout Compare Reg	BORF SM1 - OCDR2 ACIC - CPHA	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - SPR1	SPMEN - IVCE PORF SE - OCDRO ACISO - SPI2X SPR0	page 66,76,115,314 page 314 page 314 page 51 page 307 page 277 page 208 page 207 page 206 page 34 page 34 page 134 page 134
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x2B (0x4B) 0x2B (0x4B) 0x2B (0x4B) 0x2C (0x4C) 0x2B (0x4B) 0x2C (0x4C) 0x2B (0x4B) 0x2C (0x4C)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A	SPMIE - JTD OCDR7 ACD - SPIF SPIE	RWWSB OCDR6 ACBG - WCOL SPE	SIGRD OCDR5 ACO - DORD - Tir	- PUD JTRF	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 1 - cut Compare Reg out Compare Reg	BORF SM1 - OCDR2 ACIC - CPHA - ister B	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - SPR1	SPMEN - IVCE PORF SE - OCDRO ACISO - SPI2X SPR0	page 66,76,115,314 page 314 page 314 page 51 page 307 page 207 page 208 page 207 page 206 page 34 page 34 page 134 page 134 page 134
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x26 (0x4A) 0x26 (0x4A) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B	SPMIE - JTD OCDR7 ACD - SPIF SPIE -	RWWSB	SIGRD OCDR5 ACO - DORD - Tir	- PUD JTRF	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 1 - out Compare Reg	BORF SM1 - OCDR2 ACIC - CPHA - ister B ister A CS02	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - SPR1 - CS01	SPMEN - IVCE PORF SE - OCDRO ACISO - SPI2X SPRO - CS00	page 66,76,115,314 page 314 page 314 page 51 page 307 page 207 page 207 page 207 page 206 page 34 page 34 page 134 page 134 page 134 page 134 page 134 page 133
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x26 (0x4A) 0x26 (0x4A) 0x26 (0x4A) 0x27 (0x47) 0x26 (0x46) 0x25 (0x445) 0x24 (0x444)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A	SPMIE - JTD OCDR7 ACD - SPIF SPIE - FOC0A COM0A1	RWWSB	SIGRD	- PUD JTRF	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register - CPOL use I/O Register 2 use I/O Register 1 - out Compare Regout Compare Regulater (8 Bit) WGM02	- BORF SM1 - OCDR2 ACIC - CPHA - ister B ister A CS02	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - SPR1 - CS01 WGM01	SPMEN - IVCE PORF SE - OCDR0 ACISO - SPI2X SPR0 - CS00 WGM00 PSRSYNC	page 66,76,115,314 page 314 page 314 page 51 page 307 page 277 page 208 page 207 page 207 page 206 page 34 page 34 page 134 page 134 page 134 page 134 page 133 page 130
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4B) 0x2A (0x4A) 0x2B (0x4B)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR	SPMIE - JTD OCDR7 ACD - SPIF SPIE - FOC0A COM0A1 TSM	RWWSB	SIGRD OCDR5 ACO - DORD - Tir Tir - COM0B1	- PUD JTRF	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 1 - out Compare Regout Compare Regulation (8 Bit) WGM02 - If I Register I	BORF SM1 - OCDR2 ACIC - CPHA - ister B ister A CS02 EEPROM Address	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - SPR1 - CS01 WGM01 PSRASY	SPMEN - IVCE PORF SE - OCDR0 ACISO - SPI2X SPR0 - CS00 WGM00 PSRSYNC	page 66,76,115,314 page 314 page 314 page 51 page 307 page 277 page 208 page 207 page 207 page 206 page 34 page 34 page 134 page 134 page 134 page 134 page 133 page 130 page 173, 198
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4A) 0x29 (0x4B) 0x2A (0x4A) 0x25 (0x46) 0x25 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH	SPMIE - JTD OCDR7 ACD - SPIF SPIE - FOC0A COM0A1 TSM	RWWSB	SIGRD OCDR5 ACO - DORD - Tir Tir - COM0B1	- PUD JTRF	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 1 - out Compare Regout Compare Regulation (8 Bit) WGM02 - If I Register I	- BORF SM1 - OCDR2 ACIC - CPHA - ister B ister A CS02	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - SPR1 - CS01 WGM01 PSRASY	SPMEN - IVCE PORF SE - OCDR0 ACISO - SPI2X SPR0 - CS00 WGM00 PSRSYNC	page 66,76,115,314 page 314 page 314 page 51 page 307 page 207 page 207 page 207 page 206 page 34 page 34 page 134 page 134 page 134 page 133 page 130 page 173, 198 page 32
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x4A) 0x29 (0x4B) 0x26 (0x46) 0x26 (0x46) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL	SPMIE - JTD OCDR7 ACD - SPIF SPIE - FOC0A COM0A1 TSM	RWWSB	SIGRD OCDR5 ACO - DORD - Tir Tir - COM0B1	- PUD JTRF	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register - CPOL See I/O Register 2 See I/O Register 1 See I/O Register	- BORF SM1 - OCDR2 ACIC - CPHA - ister B ister A CS02	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - SPR1 - CS01 WGM01 PSRASY	SPMEN - IVCE PORF SE - OCDR0 ACISO - SPI2X SPR0 - CS00 WGM00 PSRSYNC	page 66,76,115,314 page 314 page 314 page 51 page 307 page 277 page 208 page 207 page 206 page 34 page 34 page 134 page 134 page 134 page 133 page 130 page 173, 198 page 32 page 32
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0B TCCR0B TCCR0A GTCCR EEARH EEARL	SPMIE - JTD OCDR7 ACD - SPIF SPIE - FOC0A COM0A1 TSM -	RWWSB	SIGRD	- PUD JTRF	BLBSET WDRF SM2 OCDR3 ACIE - ta Register - CPOL see I/O Register 2 see I/O Register 1 - cout Compare Region Compare R	- BORF SM1 - OCDR2 ACIC - CPHA - CPHA - Sister B ister A - CS02 EEPROM Address yte	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - SPR1 - CS01 WGM01 PSRASY Register High B	SPMEN - IVCE PORF SE - OCDR0 ACISO - SPI2X SPR0 - CS00 WGM00 PSRSYNC	page 66,76,115,314 page 314 page 314 page 51 page 307 page 207 page 207 page 206 page 34 page 34 page 134 page 134 page 133 page 130 page 173, 198 page 32 page 32 page 32 page 32
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x26 (0x4A) 0x27 (0x47) 0x26 (0x46) 0x25 (0x48) 0x27 (0x47) 0x26 (0x44) 0x29 (0x44) 0x21 (0x44) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPDR SPSR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNTO TCCR0B TCCR0A GTCCR EEARH EEARL EEDR EECR GPIOR0	SPMIE - JTD OCDR7 ACD - SPIF SPIE - FOC0A COM0A1 TSM -	RWWSB	SIGRD	- PUD JTRF	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 2 see I/O Register 1 - cout Compare Region Compare Regio	- BORF SM1 - OCDR2 ACIC - CPHA - CPHA - Sister B ister A - CS02 EEPROM Address yte	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - SPR1 - CS01 WGM01 PSRASY Register High B	SPMEN - IVCE PORF SE - OCDR0 ACISO - SPI2X SPR0 - CS00 WGM00 PSRSYNC	page 66,76,115,314 page 314 page 314 page 51 page 307 page 277 page 208 page 207 page 206 page 34 page 34 page 134 page 134 page 134 page 133 page 130 page 173, 198 page 32 page 32 page 32 page 32 page 34
0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4A) 0x29 (0x4A) 0x29 (0x4A) 0x26 (0x4A) 0x27 (0x47) 0x26 (0x4A) 0x27 (0x47) 0x26 (0x4A) 0x22 (0x42) 0x21 (0x41) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F)	Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved OCR0B OCR0A TCNT0 TCCR0B TCCR0A GTCCR EEARH EEARL EEDR	SPMIE - JTD OCDR7 ACD - SPIF SPIE - FOC0A COM0A1 TSM	RWWSB OCDR6 ACBG - WCOL SPE - FOC0B COM0A0	SIGRD OCDR5 ACO - DORD - Tir Tir - COM0B1 EEPM1	- PUD JTRF OCDR4 ACI - SPI Da - MSTR General Purpo General Purpo - ner/Counter0 Out, Timer/Co - COM0B0 - COM0B0 - EEPROM Addres EEPROM General Purpo General Purpo	BLBSET - WDRF SM2 - OCDR3 ACIE - ta Register - CPOL see I/O Register 1 - cut Compare Reg out	BORF SM1 - OCDR2 ACIC - CPHA - Ister B ister A CS02 - EEPROM Address yte	PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - SPR1 - CS01 WGM01 PSRASY S Register High B	SPMEN - IVCE PORF SE - OCDRO ACISO - SPI2X SPRO - CS00 WGM00 PSRSYNC yte	page 66,76,115,314 page 314 page 314 page 51 page 307 page 207 page 207 page 206 page 34 page 34 page 134 page 134 page 133 page 130 page 173, 198 page 32 page 32 page 32 page 32





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x1B (0x3B)	PCIFR	-	-	-	-	-	PCIF2	PCIF1	PCIF0	page 81
0x1A (0x3A)	TIFR5	-	-	ICF5	-	OCF5C	OCF5B	OCF5A	TOV5	page 169
0x19 (0x39)	TIFR4	-	-	ICF4	-	OCF4C	OCF4B	OCF4A	TOV4	page 170
0x18 (0x38)	TIFR3	-	-	ICF3	-	OCF3C	OCF3B	OCF3A	TOV3	page 170
0x17 (0x37)	TIFR2	-	-	-	-	-	OCF2B	OCF2A	TOV2	page 197
0x16 (0x36)	TIFR1	-	-	ICF1	-	OCF1C	OCF1B	OCF1A	TOV1	page 170
0x15 (0x35)	TIFR0	-	-	-	-	-	OCF0B	OCF0A	TOV0	page 135
0x14 (0x34)	PORTG	-	-	PORTG5	PORTG4	PORTG3	PORTG2	PORTG1	PORTG0	page 117
0x13 (0x33)	DDRG	-	-	DDG5	DDG4	DDG3	DDG2	DDG1	DDG0	page 117
0x12 (0x32)	PING	-	-	PING5	PING4	PING3	PING2	PING1	PING0	page 117
0x11 (0x31)	PORTF	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	page 116
0x10 (0x30)	DDRF	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	page 117
0x0F (0x2F)	PINF	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	page 117
0x0E (0x2E)	PORTE	PORTE7	PORTE6	PORTE5	PORTE4	PORTE3	PORTE2	PORTE1	PORTE0	page 116
0x0D (0x2D)	DDRE	DDE7	DDE6	DDE5	DDE4	DDE3	DDE2	DDE1	DDE0	page 116
0x0C (0x2C)	PINE	PINE7	PINE6	PINE5	PINE4	PINE3	PINE2	PINE1	PINE0	page 116
0x0B (0x2B)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	page 116
0x0A (0x2A)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	page 116
0x09 (0x29)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	page 116
0x08 (0x28)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	page 116
0x07 (0x27)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	page 116
0x06 (0x26)	PINC	PINC7	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	page 116
0x05 (0x25)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	page 115
0x04 (0x24)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	page 115
0x03 (0x23)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	page 115
0x02 (0x22)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	page 115
0x01 (0x21)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	page 115
0x00 (0x20)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	page 115

Note:

- 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 2. I/O registers within the address range \$00 \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
- 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.
- 4. When using the I/O specific commands IN and OUT, the I/O addresses \$00 \$3F must be used. When addressing I/O registers as data space using LD and ST instructions, \$20 must be added to these addresses. The ATmega640/1280/1281/2560/2561 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from \$60 \$1FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND I	OGIC INSTRUCTIONS	5			Į.
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	RdI,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd v Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd v K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	Rd ← Rd + 1	Z,N,V	1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUC	TIONS				
RJMP	k	Relative Jump	PC ← PC + k + 1	None	2
IJMP		Indirect Jump to (Z)	PC ← Z	None	2
EIJMP		Extended Indirect Jump to (Z)	$PC \leftarrow (EIND:Z)$	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	PC ← PC + k + 1	None	4
ICALL		Indirect Call to (Z)	PC ← Z	None	4
EICALL		Extended Indirect Call to (Z)	PC ←(EIND:Z)	None	4
CALL	k	Direct Subroutine Call	PC ← k	None	5
RET		Subroutine Return	PC ← STACK	None	5
RETI		Interrupt Return	PC ← STACK	1	5
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if $(Z = 1)$ then PC \leftarrow PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then PC \leftarrow PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC \leftarrow PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC \leftarrow PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC \leftarrow PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC \leftarrow PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if (N \oplus V= 0) then PC \leftarrow PC + k + 1	None	1/2
BIIGE	k	Branch if Less Than Zero, Signed	if (N \oplus V= 1) then PC \leftarrow PC + k + 1	None	1/2
BRLT				1	1/2
	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRLT BRHS BRHC	k k	Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared	if (H = 1) then PC \leftarrow PC + k + 1 if (H = 0) then PC \leftarrow PC + k + 1	None None	1/2
BRLT BRHS	k		, ,	1	





Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC \leftarrow PC + k + 1	None	1/2
BIT AND BIT-TEST	INSTRUCTIONS	1		1	_
SBI	P,b	Set Bit in I/O Register	I/O(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	I/O(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	1
ROL	Rd Rd	Rotate Left Through Carry	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$	Z,C,N,V Z,C,N,V	1
ASR	Rd	Rotate Right Through Carry Arithmetic Shift Right	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$ $Rd(n) \leftarrow Rd(n+1), n=06$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(30)←Rd(74),Rd(74)←Rd(30)	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$T \leftarrow Rr(b)$	Т	1
BLD	Rd, b	Bit load from T to Register	$Rd(b) \leftarrow T$	None	1
SEC		Set Carry	C ← 1	С	1
CLC		Clear Carry	C ← 0	С	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	1	1
SES		Global Interrupt Disable Set Signed Test Flag	I ← 0 S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1
SEV		Set Twos Complement Overflow.	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	Т	1
CLT		Clear T in SREG	T ← 0	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
DATA TRANSFER I	1	1			
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	2
LD		Load Indirect	$Rd \leftarrow (X)$		
I D	Rd, X		Dd . (V) V . V . 1	None	
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$ $X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, X+ Rd, - X	Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$	None None	2 2
LD LD	Rd, X+ Rd, - X Rd, Y	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect	$X \leftarrow X - 1$, $Rd \leftarrow (X)$ $Rd \leftarrow (Y)$	None None None	2 2 2
LD	Rd, X+ Rd, - X	Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$	None None	2 2
LD LD LD	Rd, X+ Rd, - X Rd, Y Rd, Y+	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc.	$X \leftarrow X - 1$, $Rd \leftarrow (X)$ $Rd \leftarrow (Y)$	None None None	2 2 2 2
LD LD LD	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$X \leftarrow X - 1, Rd \leftarrow (X)$ $Rd \leftarrow (Y)$ $Rd \leftarrow (Y), Y \leftarrow Y + 1$ $Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None None None None None	2 2 2 2 2 2
LD LD LD LD LD	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, +q	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement	$\begin{aligned} X \leftarrow X - 1, & \text{Rd} \leftarrow (X) \\ & \text{Rd} \leftarrow (Y) \\ & \text{Rd} \leftarrow (Y), & Y \leftarrow Y + 1 \\ & Y \leftarrow Y - 1, & \text{Rd} \leftarrow (Y) \\ & \text{Rd} \leftarrow (Y + q) \end{aligned}$	None None None None None None None	2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect	$\begin{aligned} X \leftarrow X - 1, & \text{Rd} \leftarrow (X) \\ & \text{Rd} \leftarrow (Y) \\ & \text{Rd} \leftarrow (Y), & Y \leftarrow Y + 1 \\ & Y \leftarrow Y - 1, & \text{Rd} \leftarrow (Y) \\ & \text{Rd} \leftarrow (Y + q) \\ & \text{Rd} \leftarrow (Z) \end{aligned}$	None None None None None None None None	2 2 2 2 2 2 2 2 2
LD L	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, - Y Rd, Y+ Rd, - Z Rd, Z+	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement	$\begin{aligned} X \leftarrow X - 1, & \text{Rd} \leftarrow (X) \\ & \text{Rd} \leftarrow (Y) \\ & \text{Rd} \leftarrow (Y), & Y \leftarrow Y + 1 \\ & Y \leftarrow Y - 1, & \text{Rd} \leftarrow (Y) \\ & \text{Rd} \leftarrow (Y + q) \\ & \text{Rd} \leftarrow (Z) \\ & \text{Rd} \leftarrow (Z), & Z \leftarrow Z + 1 \end{aligned}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD L	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Z+ Rd, Z- Rd, Z- Rd, Z- Rd, Z- Rd, K	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec.	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD ST	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Z+ Rd, Z- Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD ST	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Z+ Rd, Z- Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, k X, Rr X+, Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc.	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\ Rd \leftarrow (X$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD S ST ST	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Z+ Rd, Z- Rd, Z+ Rd, -Z Rd, Z+ Rd, K X, Rr X+, Rr - X, Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec.	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \end{array}$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD S ST ST ST	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z- Rd, -Z Rd, k X, Rr X+, Rr - X, Rr Y, Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD ST ST ST ST	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, Z- Rd, Z- Rd, Z+ Rd, -Z Rd, -Z Rd, -Z Rd, -X Rr X+, -Rr - X, -Rr Y+, -Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD ST ST ST ST ST	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, -Z Rd, -R Rd	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD ST ST ST ST	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, Z- Rd, Z- Rd, Z+ Rd, -Z Rd, -Z Rd, -Z Rd, -X Rr X+, -Rr - X, -Rr Y+, -Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect Load Indirect Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+ Rd, -Z Rd, -Z Rd, R+ Rd, -R Rd, R Rd,	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD LS ST ST ST ST ST ST ST ST ST	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q, Rr Z, Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Rd \leftarrow (Z) \\ Rd \leftarrow (X), Rd$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr Z+, Rr Z+, Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect and Pre-Dec.	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (X + q) \\ Rd \leftarrow (X$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Z+ Rd, Z- Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr Z+, Rr Z+, Rr Z-, Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Post-Inc.	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z + q) \\ ($	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Z+ Rd, Z- Rd, Z+ Rd, Z+ Rd, - Z Rd, Z+ Rd, - Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr Z+, Rr Z+q,Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec.	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z + q) \leftarrow Rr$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Z+ Rd, Z- Rd, Z+ Rd, Z+ Rd, - Z Rd, Z+ Rd, - Rd, k X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr Z+, Rr Z+q,Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect with Displacement Load Direct from SRAM Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Post-Inc. Store Indirect with Displacement Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect with Displacement	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr, Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow R$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD LD LD LD LD LD LD LD LD ST ST ST ST ST ST ST ST ST S	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Z+ Rd, Z- Rd, Z+ Rd, Z+ Rd, - Z Rd, Z+ Rd, - Z Rd, Rd, K X, Rr X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr Z+, Rr Z+q,Rr k, Rr	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect stand Pre-Dec. Store Indirect Store Indirect with Displacement Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory Load Program Memory and Post-Inc	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow Rr \\ (X) $	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
LD	Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd, Y+ Rd, - Y Rd, Y+ Rd, Z Rd, Z Rd, Z- Rd, Z- Rd, Z- Rd, Z- Rd, X- RT X+, Rr - X, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+q,Rr Z+q,Rr Z+q,Rr K, Rr Z+q,Rr Rd, Z+ Rd, Z	Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect and Pre-Dec. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect and Post-Inc. Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect and Pre-Dec. Store Indirect sand Post-Inc. Store Indirect Store Indirect sand Pre-Dec.	$\begin{array}{c} X \leftarrow X - 1, Rd \leftarrow (X) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y) \\ Rd \leftarrow (Y), Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, Rd \leftarrow (Y) \\ Rd \leftarrow (Y + q) \\ Rd \leftarrow (Z) \\ Rd \leftarrow (Z), Z \leftarrow Z + 1 \\ Z \leftarrow Z - 1, Rd \leftarrow (Z) \\ Rd \leftarrow (Z + q) \\ Rd \leftarrow (K) \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr \\ (X) \leftarrow Rr, X \leftarrow X + 1 \\ X \leftarrow X - 1, (X) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr \\ (Y) \leftarrow Rr, Y \leftarrow Y + 1 \\ Y \leftarrow Y - 1, (Y) \leftarrow Rr \\ (Y + q) \leftarrow Rr \\ (Z) \leftarrow R$	None None None None None None None None	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

ATmega640/1280/1281/2560/2561

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ELPM	Rd, Z+	Extended Load Program Memory	Rd ← (RAMPZ:Z), RAMPZ:Z ←RAMPZ:Z+1	None	3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	$Rd \leftarrow STACK$	None	2
MCU CONTROL IN	STRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Note: EICALL and EIJMP do not exist in ATmega640/1280/1281.

ELPM does not exist in ATmega640.





Ordering Information

Speed (MHz) ⁽²⁾	Power Supply	Ordering Code	Package ⁽¹⁾⁽³⁾	Operation Range
Q	1.8 - 5.5V	ATmega640V-8AU	100A	Industrial (-40°C to 85°C)
	1.0 - 3.5 v	ATmega640V-8CU	100C1	industrial (-40 O to 05 O)
16	2.7 - 5.5V	ATmega640-16AU	100A	Industrial (-40°C to 85°C)
10	2.7 - 5.5 V	ATmega640-16CU	100C1	industrial (-40 C to 65 C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. See "Maximum speed vs. VCC" on page 377.
 - 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

	Package Type
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
64M2	64-pad, 9 x 9 x 1.0 mm Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)
100A	100-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
100C1	100-ball, Chip Ball Grid Array (CBGA)

ATmega640/1280/1281/2560/2561

ATmega1281

Speed (MHz) ⁽²⁾	Power Supply	Ordering Code	Package ⁽¹⁾⁽³⁾	Operation Range
8	1.8 - 5.5V	ATmega1281V-8AU ATmega1281V-8MU	64A 64M2	Industrial (-40°C to 85°C)
16	2.7 - 5.5V	ATmega1281-16AU ATmega1281-16MU	64A 64M2	Industrial (-40°C to 85°C)

Notes:

- 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
- 2. See "Maximum speed vs. VCC" on page 377.
- 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

	Package Type			
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)			
64M2	64-pad, 9 x 9 x 1.0 mm Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)			
100A	100-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)			
100C1	100-ball, Chip Ball Grid Array (CBGA)			





Speed (MHz) ⁽²⁾	Power Supply	Ordering Code	Package ⁽¹⁾⁽³⁾	Operation Range
8	1.8 - 5.5V	ATmega1280V-8AU ATmega1280V-8CU	100A 100C1	Industrial (-40°C to 85°C)
16	2.7 - 5.5V	ATmega1280-16AU ATmega1280-16AU	100A 100C1	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. See "Maximum speed vs. VCC" on page 377.
 - 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

Package Type			
64 A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)		
64M2	64-pad, 9 x 9 x 1.0 mm Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)		
100A	100-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)		
100C1	100-ball, Chip Ball Grid Array (CBGA)		

ATmega640/1280/1281/2560/2561

Speed (MHz)(2)	Power Supply	Ordering Code	Package ⁽¹⁾⁽³⁾	Operation Range
8	1.8 - 5.5V	ATmega2561V-8AU ATmega2561V-8MU	64A 64M2	Industrial (-40°C to 85°C)
16	4.5 - 5.5V	ATmega2561-16AU ATmega2561-16MU	64A 64M2	Industrial (-40°C to 85°C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. See "Maximum speed vs. VCC" on page 377.
 - 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

	Package Type			
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)			
64M2	64-pad, 9 x 9 x 1.0 mm Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)			
100A	100-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)			
100C1	100-ball, Chip Ball Grid Array (CBGA)			






Speed (MHz)(2)	Power Supply	Ordering Code	Package ⁽¹⁾⁽³⁾	Operation Range
Q	1.8 - 5.5V	ATmega2560V-8AU	100A	Industrial (-40°C to 85°C)
8	1.0 - 3.3 v	ATmega2560V-8CU	100C1	industrial (-40 0 to 05 0)
16	4.5 - 5.5V	ATmega2560-16AU	100A	Industrial (-40°C to 85°C)
16	0 4.5 - 5.5V	ATmega2560-16CU	100C1	industrial (-40 C to 65 C)

- Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
 - 2. See "Maximum speed vs. VCC" on page 377.
 - 3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.

Package Type				
64A	64-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)			
64M2	64-pad, 9 x 9 x 1.0 mm Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF)			
100A	100A 100-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)			
100C1	100-ball, Chip Ball Grid Array (CBGA)			

Packaging Information

100A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	-	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
E	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.17	_	0.27	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.50 TYP			

Notes

- 1. This package conforms to JEDEC reference MS-026, Variation AED.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.08 mm maximum.

10/5/2001



2325 Orchard Parkway San Jose, CA 95131 TITLE


100A, 100-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.5 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
100A	С






100C1



64A



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
Α	_	_	1.20	
A1	0.05	_	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
E	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
В	0.30	_	0.45	
С	0.09	_	0.20	
L	0.45	_	0.75	
е	0.80 TYP			

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation AEB.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

TITLE

3. Lead coplanarity is 0.10 mm maximum.

10/5/2001




2325 Orchard Parkway San Jose, CA 95131

64A, 64-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

DRAWING NO.	REV.
64A	В



64M2



Errata

ATmega640 rev. A

- Inaccurate ADC conversion in differential mode with 200x gain
- High current consumption in sleep mode

1. Inaccurate ADC conversion in differential mode with 200x gain

With AVCC < 3.6V, random conversions will be inaccurate. Typical absolute accuracy may reach 64 LSB.

Problem Fix/Workaround

None

2. High current consumption in sleep mode.

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

ATmega1280 rev. A

- Inaccurate ADC conversion in differential mode with 200x gain
- · High current consumption in sleep mode

1. Inaccurate ADC conversion in differential mode with 200x gain

With AVCC < 3.6V, random conversions will be inaccurate. Typical absolute accuracy may reach 64 LSB.

Problem Fix/Workaround

None

2. High current consumption in sleep mode.

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.





ATmega1281 rev. A

- Inaccurate ADC conversion in differential mode with 200x gain
- High current consumption in sleep mode

1. Inaccurate ADC conversion in differential mode with 200x gain

With AVCC < 3.6V, random conversions will be inaccurate. Typical absolute accuracy may reach 64 LSB.

Problem Fix/Workaround

None

2. High current consumption in sleep mode.

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

ATmega2560 rev. E

No known errata.

ATmega2560 rev. D

Not sampled.

ATmega2560 rev. C

- · High current consumption in sleep mode
- 1. High current consumption in sleep mode.

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

ATmega2560 rev. B

Not sampled.

ATmega2560 rev. A

- · Non-Read-While-Write area of flash not functional
- · Part does not work under 2.4 volts
- · Incorrect ADC reading in differential mode
- Internal ADC reference has too low value
- . IN/OUT instructions may be executed twice when Stack is in external RAM
- EEPROM read from application code does not work in Lock Bit Mode 3

1. Non-Read-While-Write area of flash not functional

The Non-Read-While-Write area of the flash is not working as expected. The problem is related to the speed of the part when reading the flash of this area.

Problem Fix/Workaround

- Only use the first 248K of the flash.
- If boot functionality is needed, run the code in the Non-Read-While-Write area at maximum 1/4th of the maximum frequency of the device at any given voltage. This is done by writing the CLKPR register before entering the boot section of the code

2. Part does not work under 2.4 volts

The part does not execute code correctly below 2.4 volts

Problem Fix/Workaround

Do not use the part at voltages below 2.4 volts.

3. Incorrect ADC reading in differential mode

The ADC has high noise in differential mode. It can give up to 7 LSB error.

Problem Fix/Workaround

Use only the 7 MSB of the result when using the ADC in differential mode.

4. Internal ADC reference has too low value

The internal ADC reference has a value lower than specified

Problem Fix/Workaround

- Use AVCC or external reference
- The actual value of the reference can be measured by applying a known voltage to the ADC when using the internal reference. The result when doing later conversions can then be calibrated.

5. IN/OUT instructions may be executed twice when Stack is in external RAM

If either an IN or an OUT instruction is executed directly before an interrupt occurs and the stack pointer is located in external ram, the instruction will be executed twice. In some cases this will cause a problem, for example:

- If reading SREG it will appear that the I-flag is cleared.
- If writing to the PIN registers, the port will toggle twice.
- If reading registers with interrupt flags, the flags will appear to be cleared.

Problem Fix/Workaround

There are two application work-arounds, where selecting one of them, will be omitting the issue:

- Replace IN and OUT with LD/LDS/LDD and ST/STS/STD instructions
- Use internal RAM for stack pointer.





6. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.

Problem Fix/Workaround

Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.

ATmega2561 rev. E

No known errata.

ATmega2561 rev. D

Not sampled.

ATmega2561 rev. C

• High current consumption in sleep mode

1. High current consumption in sleep mode.

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

ATmega2561 rev. B

Not sampled.

ATmega2561 rev. A

- Non-Read-While-Write area of flash not functional
- Part does not work under 2.4 Volts
- Incorrect ADC reading in differential mode
- Internal ADC reference has too low value
- IN/OUT instructions may be executed twice when Stack is in external RAM
- EEPROM read from application code does not work in Lock Bit Mode 3

1. Non-Read-While-Write area of flash not functional

The Non-Read-While-Write area of the flash is not working as expected. The problem is related to the speed of the part when reading the flash of this area.

Problem Fix/Workaround

- Only use the first 248K of the flash.
- If boot functionality is needed, run the code in the Non-Read-While-Write area at maximum 1/4th of the maximum frequency of the device at any given voltage. This is done by writing the CLKPR register before entering the boot section of the code.

2. Part does not work under 2.4 volts

The part does not execute code correctly below 2.4 volts

Problem Fix/Workaround

Do not use the part at voltages below 2.4 volts.

3. Incorrect ADC reading in differential mode

The ADC has high noise in differential mode. It can give up to 7 LSB error.

Problem Fix/Workaround

Use only the 7 MSB of the result when using the ADC in differential mode

4. Internal ADC reference has too low value

The internal ADC reference has a value lower than specified

Problem Fix/Workaround

- Use AVCC or external reference
- The actual value of the reference can be measured by applying a known voltage to the ADC when using the internal reference. The result when doing later conversions can then be calibrated.

5. IN/OUT instructions may be executed twice when Stack is in external RAM

If either an IN or an OUT instruction is executed directly before an interrupt occurs and the stack pointer is located in external ram, the instruction will be executed twice. In some cases this will cause a problem, for example:

- If reading SREG it will appear that the I-flag is cleared.
- If writing to the PIN registers, the port will toggle twice.
- If reading registers with interrupt flags, the flags will appear to be cleared.

Problem Fix/Workaround

There are two application workarounds, where selecting one of them, will be omitting the issue:

- Replace IN and OUT with LD/LDS/LDD and ST/STS/STD instructions
- Use internal RAM for stack pointer.

6. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.

Problem Fix/Workaround

Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.





Datasheet Revision History

Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision.

Rev. 2549K-01/07

- 1. Updated Table 1 on page 3.
- 2. Updated "Pin Descriptions" on page 7.
- 3. Updated "Stack Pointer" on page 14.
- Updated "Bit 1 EEPE: EEPROM Programming Enable" on page 33.
- 5. Updated Assembly code example in "Watchdog Timer" on page 62.
- 6: Updated "EIMSK External Interrupt Mask Register" on page 79.
- 7. Updated Bit description in "PCIFR Pin Change Interrupt Flag Register" on page 81.
- 8. Updated code example in "USART Initialization" on page 215.
- 9. Updated Figure 120 on page 288.
- 10. Updated "DC Characteristics" on page 374.

Rev. 2549J-09/06

- 1. Updated "Calibrated Internal RC Oscillator" on page 44.
- 2. Updated code example in "Moving Interrupts Between Application and Boot Section" on page 74.
- 3. Updated "Timer/Counter Prescaler" on page 190.
- 4. Updated "Device Identification Register" on page 309.
- 5. Updated "Signature Bytes" on page 345.
- 6. Updated "Instruction Set Summary" on page 421.

Rev. 2549I-07/06

- 1. Updated Table 74 on page 130, Table 77 on page 131, Table 79 on page 132, Table 82 on page 149, Table 84 on page 161, Table 85 on page 161, Table 89 on page 191, Table 92 on page 192 and Table 94 on page 193.
- 2. Updated "Fast PWM Mode" on page 151.

Rev. 2549H-06/06

- 1. Updated "Calibrated Internal RC Oscillator" on page 44.
- 2. Updated "OSCCAL Oscillator Calibration Register" on page 48.
- 3. Added Table 172 on page 384.

Rev. 2549G-06/06

- 1. Updated "Features" on page 1.
- 2. Added Figure 2 on page 3, Table 1 on page 3.
- 3. Updated "Calibrated Internal RC Oscillator" on page 44.
- 4. Updated "Power Management and Sleep Modes" on page 50.
- 5. Updated note for Table 30 on page 67.
- 6. Updated Figure 121 on page 289 and Figure 122 on page 289.
- 7. Updated "Setting the Boot Loader Lock Bits by SPM" on page 330.

- 8. Updated "Ordering Information" on page 18.
- 9. Added Package information "100C1" on page 24.
- 10. Updated "Errata" on page 27.

Rev. 2549F-04/06

- 1. Updated Figure 15 on page 28, Figure 16 on page 29 and Figure 17 on page 29.
- 2. Updated Table 88 on page 191 and Table 89 on page 191.
- 3. Updated Features in "ADC Analog to Digital Converter" on page 279.
- 4. Updated "Fuse Bits" on page 343.

Rev. 2549E-04/06

- 1. Updated "Features" on page 1.
- 2. Updated Table 27 on page 60.
- 3. Updated note for Table 27 on page 60.
- 4. Updated "Bit 6 ACBG: Analog Comparator Bandgap Select" on page 277.
- 5. Updated "Prescaling and Conversion Timing" on page 282.
- 5. Updated "Maximum speed vs. VCC" on page 377.
- 6. Updated "Ordering Information" on page 18.

Rev. 2549D-12/05

- 1. Advanced Information Status changed to Preliminary.
- 2. Changed number of I/O Ports from 51 to 54.
- 3. Updatet typos in "TCCR0A Timer/Counter Control Register A" on page 130.
- 4. Updated Features in "ADC Analog to Digital Converter" on page 279.
- 5. Updated Operation in ADC Analog to Digital Converter on page 279
- 6. Updated Stabilizing Time in "Changing Channel or Reference Selection" on page 286.
- 7. Updated Figure 113 on page 280, Figure 121 on page 289, Figure 122 on page 289.
- 8. Updated Text in "ADCSRB ADC Control and Status Register B" on page 295.
- 9. Updated Note for Table 4 on page 41, Table 51 on page 99, Table 128 on page 294 and Table 131 on page 299.
- 10. Updated Table 170 on page 382 and Table 171 on page 383.
- Updated "Filling the Temporary Buffer (Page Loading)" on page 329.
- 12. Updated "Typical Characteristics" on page 390.
- 13. Updated "Packaging Information" on page 23.
- 14. Updated "Errata" on page 27.

Rev. 2549C-09/05

- 1. Updated Speed Grade in section "Features" on page 1.
- 2. Added "Resources" on page 9.
- 3. Updated "SPI Serial Peripheral Interface" on page 199. In Slave mode, low and high period SPI clock must be larger than 2 CPU cycles.





- 4. Updated "Bit Rate Generator Unit" on page 251.
- 5. Updated "Maximum speed vs. VCC" on page 377.
- 6. Updated "Ordering Information" on page 18.
- 7. Updated "Packaging Information" on page 23. Package 64M1 replaced by 64M2.
- 8. Updated "Errata" on page 27.

Rev. 2549B-05/05

- 1. JTAG ID/Signature for ATmega640 updated: 0x9608.
- 2. Updated Table 43 on page 94.
- 3. Updated "Serial Programming Instruction set" on page 359.
- 4. Updated "Errata" on page 27.

Rev. 2549A-03/05

1. Initial version.



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60 *ASIC/ASSP/Smart Cards*

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. All rights reserved. ATMEL®, logo and combinations thereof, Everywhere You Are®, AVR®, AVR Studio®, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.