

AC6385A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: V1.1

Date: 2021.06.17

Copyright © Zhuhai Jieli Technology Co.,LTD. All rights reserved.

AC6385A Features

High performance 32-bit RISC CPU

- 32-bit DSP supports hardware Float Point Unit(FPU)
- Up to 160MHz programmable processor
- 64 Vectored interrupts
- 8 Levels interrupt priority

Flexible I/O

- 20 GPIO pins
- All GPIO pins can be programmable as input or output individually
- All GPIO pins are internal pull-up/pull-down selectable individually
- CMOS/TTL level schmitt triggered input
- External wake up/interrupt on all GPIOs

Peripheral Feature

- One Full Speed USB OTG controller
- Six Multi-function 32-bit timers, support capture and PWM mode
- Three full-duplex basic UART, support DMA mode
- Two SPI interface supports host and device

mode

- One hardware IIC interface supports host and device mode
- Two Built-in low power Cap Sense Keys
- Built-in Cap Sense Key controller
- 10-bit ADC for analog sampling
- Power-on reset

Power Supply

- Low voltage LDO for internal digital and analog circuit supply
- 2uA current consumption in the soft-off mode
- Built-in LDO for the core, I/O, flash
- VBAT is 1.8V to 5.5V
- VDDIO is 1.8V to 3.4V

Packages

- QSOP24

Temperature

- Operating temperature: -40°C to +85°C
- Storage temperature: -65°C to +150°C

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

1. Pin Definition

1.1 Pin Assignment




Figure 1-1 AC6385A_QSOP24 Package Diagram

1.2 Pin Description

Table 1-1 AC6385A_QSOP24 Pin Description

| PIN NO. | Name | I/O Type | Function | Other Function |
|---------|-------|----------|-------------------------|--|
| 1 | USBDM | I/O | GPIO (pull down) | SPI2_DOB: SPI2 Data Out(B); IIC_SDA_A: IIC SDA(A); ADC11: ADC Channel 11; UART1_RXD: Uart1 Data In(D); |
| 2 | USBDP | I/O | GPIO (pull down) | SPI2_CLKB: SPI2 Clock(B); IIC_SCL_A: IIC SCL(A); ADC10: ADC Channel 10; UART1_TXD: Uart1 Data Out(D); |
| 3 | PC2 | I/O | GPIO | SPI2_DIB: SPI2 Data In(B); IIC_SCL_C: IIC SCL(C); TOUCH4: Touch Input Channel 4; UART0_TXD: Uart0 Data Out(D); TMR1: Timer1 Clock In; |
| 4 | PA6 | I/O | GPIO | UART1_RTS; SPI2_DOA: SPI2 Data Out(A); IIC_SDA_D: IIC SDA(D); ADC2: ADC Channel 2; TOUCH3: Touch Input Channel 3; UART0_RXA: Uart0 Data In(A); CAP0: Timer0 Capture; |
| 5 | PA5 | I/O | GPIO | UART1_CTS; SPI2_CLKA: SPI2 Clock(A); IIC_SCL_D: IIC SCL(D); ADC1: ADC Channel 1; TOUCH2: Touch Input Channel 2; UART0_TXA: Uart0 Data Out(A); PWM5: Timer5 PWM Output; |
| 6 | PA4 | I/O | GPIO (High Voltage) | SPI2_DIA: SPI2 Data In(A); UART2_RXA: Uart2 Data In(A); CAP2: Timer2 Capture; |
| 7 | PA3 | I/O | GPIO | SPI1_DOC: SPI1 Data Out(C); ADC0: ADC Channel 0; TOUCH0: Touch Input Channel 0; UART2_TXA: Uart2 Data Out(A); PWM1: Timer1 PWM Output; |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

| | | | | |
|----|--------|-----|------------------------|--|
| 8 | PA2 | I/O | GPIO | CAP3: Timer3 Capture; UART1_RXC: Uart1 Data In(C); |
| 9 | PA1 | I/O | GPIO | SPI1_DIC: SPI1 Data In(C); PWM0: Timer0 PWM Output; UART1_TXC: Uart1 Data Out(C); |
| 10 | PB8 | I/O | GPIO (High Voltage) | UART0_RXB: Uart0 Data In(B); CAP4: Timer4 Capture; |
| 11 | PB7 | I/O | GPIO | SPI1_DOA: SPI1 Data Out(A); Q-decoder1; TOUCH1: Touch Input Channel 6; ADC8: ADC Channel 8; UART0_TXB: Uart0 Data Out(B); |
| 12 | PB6 | I/O | GPIO | SPI1_CLKA: SPI1 Clock(A) ; Q-decoder0; ADC9: ADC Channel 9; TOUCH7: Touch Input Channel 7; UART1_RXA: Uart1 Data In(A); PWM2: Timer2 PWM Output; |
| 13 | PB4 | I/O | GPIO | CLKOUT0; LVD: Low Voltage Detect; SPI1_DIA: SPI1 Data In(A); ADC12: ADC Channel 12; TOUCH6: Touch Input Channel 6; UAR1_TXA: Uart1 Data Out(A); TMR2: Timer2 Clock In; |
| 14 | GND | P | GND | - |
| 15 | VBAT | P | LDO Power | - |
| 16 | LDOIN | P | Charge Power 5V | PWM3: Timer3 PWM Output; UART0_TXC: Uart0 Data Out(C); UART0_RXC: Uart0 Data In(C); |
| 17 | VDDIO | P | IO Power 3.3V | - |
| 18 | BTAVDD | P | Core Power 1.3V | - |
| 19 | PB3 | I/O | GPIO | SPI2_DIC: SPI2 Data In(C); UART1_TXB: Uart1 Data Out(B); UART1_RXB: Uart1 Data In(B); TMR4: Timer4 Clock In; |
| 20 | PB2 | I/O | GPIO | SPI2_DOC: SPI2 Data Out(C); ADC7: ADC Channel 7; UART2_RXC: Uart2 Data In(C); CAP5: Timer5 Capture; LP_TH1: Low Power Touch Channel 1; |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

| | | | | |
|----|-----|-----|-------------------|--|
| 21 | PB1 | I/O | GPIO (pull up) | Long Press Reset; UART2_TXC: Uart2 Data Out(C); ADC6: ADC Channel 6; LP_TH0: Low Power Touch Channel 0; |
| 22 | PC5 | I/O | GPIO | SPI1_DOB: SPI1 Data Out(B); IIC_SDA_B: IIC SDA(B); ADC5: ADC Channel 5; UART2_RXD: Uart2 Data In(D); |
| 23 | PC4 | I/O | GPIO | SPI1_CLKB: SPI1 Clock(B) ; IIC_SCL_B: IIC SCL(B); ADC4: ADC Channel 4; UART2_TXD: Uart2 Data Out(D); PWM4: Timer4 PWM Output; |
| 24 | PC3 | I/O | GPIO | SPI1_DIB: SPI1 Data In(B); IIC_SDA_C: IIC SDA(C); ADC3: ADC Channel 3; TOUCH5: Touch Input Channel 5; UART0_RXD: Uart0 Data In(D); TMR3: Timer3 Clock In; |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

| Symbol | Parameter | Min | Max | Unit |
|-------------------|-----------------------|------|------|------|
| T _{opt} | Operating temperature | -40 | +85 | °C |
| T _{stg} | Storage temperature | -65 | +150 | °C |
| V _{BAT} | Supply Voltage | -0.3 | 5.5 | V |
| LDOIN | Charge Input Voltage | -0.3 | 6 | V |
| V _{DDIO} | 3.3V IO Input Voltage | -0.3 | 3.6 | V |

Note : The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

2.2 Recommended Operating Conditions

Table 2-2

| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|---------------------------------|-----------------|-----|------|-----|------|---|
| V _{BAT} | Voltage Input | 2.2 | 3.7 | 5.5 | V | — |
| LDOIN | Voltage Input | 4.5 | 5.0 | 5.5 | V | — |
| Normal mode | | | | | | |
| V _{DDIO} | Voltage output | - | 3.0 | - | V | V _{BAT} = 4.2V, 10mA loading |
| | Loading current | - | - | 100 | mA | V _{DDIO} =3V@V _{BAT} = 4.2V |
| B _{TA} V _{DD} | Voltage output | - | 1.25 | - | V | V _{DDIO} =3V,10mA loading |
| | Loading current | - | - | 60 | mA | B _{TA} V _{DD} =1.25V@V _{DDIO} = 3V |
| LP mode | | | | | | |
| V _{DDIO} | Loading current | - | - | 5 | mA | V _{DDIO} =3V@V _{BAT} = 4.2V |

2.3 Battery Charge

Table 2-3

| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
|---------------------|----------------------|------|------|------|------|-----------------|
| LDOIN | Charge Input Voltage | 4.5 | 5 | 5.5 | V | — |
| V _{Charge} | Charge Voltage | 4.15 | 4.2 | 4.25 | V | LDOIN>4.5V |
| | | 4.30 | 4.35 | 4.40 | V | |

Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

| | | | | | | |
|---------------------|------------------------|----|----|-----|----|-------------------------------------|
| I_{Charge} | Charge Current | 20 | | 200 | mA | Charge current at fast charge mode |
| I_{Trikl} | Trickle Charge Current | 20 | 45 | 70 | mA | $V_{\text{BAT}} < V_{\text{Trikl}}$ |

2.4 IO Input/Output Electrical Logical Characteristics

Table 2-4

| IO input characteristics | | | | | | |
|---------------------------|---------------------------|-------------------------|-----|-------------------------|------|---------------------------------|
| Symbol | Parameter | Min | Typ | Max | Unit | Test Conditions |
| V_{IL} | Low-Level Input Voltage | -0.3 | — | $0.3 * V_{\text{DDIO}}$ | V | $V_{\text{DDIO}} = 3.0\text{V}$ |
| V_{IH} | High-Level Input Voltage | $0.7 * V_{\text{DDIO}}$ | — | $V_{\text{DDIO}} + 0.3$ | V | $V_{\text{DDIO}} = 3.0\text{V}$ |
| IO output characteristics | | | | | | |
| V_{OL} | Low-Level Output Voltage | — | — | 0.3 | V | $V_{\text{DDIO}} = 3.0\text{V}$ |
| V_{OH} | High-Level Output Voltage | 2.7 | — | — | V | $V_{\text{DDIO}} = 3.0\text{V}$ |

2.5 Internal Resistor Characteristics

Table 2-5

| Port | Drive Strength | Internal Pull-Up Resistor | Internal Pull-Down Resistor | Comment |
|----------------------------------|--|---------------------------|-----------------------------|---|
| PA1-PA6, PB1-PB7, PC2-PC5, | drive_select[11] 64mA drive_select[10] 26.4mA drive_select[01] 8mA drive_select[00] 2.4mA | 10K | 10K | 1. PB1 default pull up 2. USBDM&USBDP default pull down 3. Internal pull-up/pull-down resistance accuracy $\pm 20\%$ 4. PB8,P00 can pull-up resistance to 5V |
| PB8,P00 | 8mA | 10K | 10K | |
| USBDP | 4mA | 1.5K | 15K | |
| USBDM | 4mA | 180K | 15K | |

3. Package Information

3.1 QSOP24





Figure 3-1 AC6385A_QSOP24 Package

4. Package Type Specification



①Represents different packages

②Represents different memory sizes

4: 4Mbit Flash

5. Revision History

| Date | Revision | Description |
|------------|----------|-----------------|
| 2021.06.01 | V1.0 | Initial Release |
| 2021.06.17 | V1.1 | |
| | | |