

MIXED SIGNAL MICROCONTROLLER

FEATURES

- Low Supply Voltage Range
 - 2.2 V to 3.6 V MSP430F543x, MSP430F541x
 - 1.8 V to 3.6 V MSP430F543xA, MSP430F541xA
- Ultralow Power Consumption
 - Active Mode (AM): 165 μA/MHz at 8 MHz
 - Standby Mode (LPM3 RTC Mode): 2.60 μA
 - Off Mode (LPM4 RAM Retention): 1.69 μA
 - Shutdown Mode (LPM5): 0.1 μA
- Wake-Up From Standby Mode in Less Than 5 μs
- 16-Bit RISC Architecture
 - Extended Memory
 - Up to 18-MHz System Clock MSP430F543x, MSP430F541x
 - Up to 25-MHz System Clock MSP430F543xA, MSP430F541xA
- Flexible Power Management System
 - Fully Integrated LDO With Programmable Regulated Core Supply Voltage
 - Supply Voltage Supervision, Monitoring, and Brownout
- Unified Clock System
 - FLL Control Loop for Frequency Stabilization
 - Low-Power/Low-Frequency Internal Clock Source (VLO)
 - Low-Frequency Trimmed Internal Reference Source (REFO)
 - 32-kHz Crystals
 - High-Frequency Crystals up to 32 MHz
- 16-Bit Timer TA0, Timer_A With Five Capture/Compare Registers
- 16-Bit Timer TA1, Timer_A With Three Capture/Compare Registers
- 16-Bit Timer TB0, Timer_B With Seven Capture/Compare Shadow Registers

- Up to Four Universal Serial Communication Interfaces
 - Enhanced UART Supporting Auto-Baudrate Detection
 - IrDA Encoder and Decoder
 - Synchronous SPI
 - I²C™
- 12-Bit Analog-to-Digital (A/D) Converter
 - Internal Reference
 - Sample-and-Hold
 - Autoscan Feature
 - 12 External Channels, 4 Internal Channels
- Hardware Multiplier Supporting 32-Bit Operations
- Serial Onboard Programming, No External Programming Voltage Needed
- Three Channel Internal DMA
- Basic Timer With Real-Time Clock Feature
- Family Members Include:
 - MSP430F5438, MSP430F5438A ⁽¹⁾
 - 256KB+512B Flash Memory
 - 16KB RAM
 - Four Universal Serial Communication Interfaces
 - MSP430F5437, MSP430F5437A (1)
 - 256KB+512B Flash Memory
 - 16KB RAM
 - Two Universal Serial Communication Interfaces
 - MSP430F5436, MSP430F5436A ⁽¹⁾
 - 192KB+512B Flash Memory
 - 16KB RAM
 - Four Universal Serial Communication Interfaces
 - MSP430F5435, MSP430F5435A ⁽¹⁾
 - 192KB+512B Flash Memory
 - 16KB RAM
 - Two Universal Serial Communication Interfaces
- (1) Product Preview

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



- MSP430F5419, MSP430F5419A ⁽¹⁾
 - 128KB+512B Flash Memory
 - 16KB RAM
 - Four Universal Serial Communication Interfaces
- MSP430F5418, MSP430F5418A ⁽¹⁾
 - 128KB+512B Flash Memory
 - 16KB RAM
 - Two Universal Serial Communication Interfaces
- For Complete Module Descriptions, See the MSP430x5xx Family User's Guide (SLAU208)

DESCRIPTION

The Texas Instruments MSP430 family of ultralow-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 5 μs.

The MSP430F543x(A) and MSP430F541x(A) series are microcontroller configurations with three 16-bit timers, a high performance 12-bit analog-to-digital (A/D) converter, up to four universal serial communication interfaces (USCI), hardware multiplier, DMA, real-time clock module with alarm capabilities, and up to 87 I/O pins.

Typical applications for this device include analog and digital sensor systems, digital motor control, remote controls, thermostats, digital timers, hand-held meters, etc.

ORDERING INFORMATION(1)

	PACKAGED DEVICES ⁽²⁾									
T _A	PLASTIC 100-PIN TQFP (PZ)	PLASTIC 80-PIN TQFP (PN)	PLASTIC 113-BALL BGA (ZQW)							
	MSP430F5438IPZ	MSP430F5437IPN	_							
	MSP430F5436IPZ	MSP430F5435IPN	_							
-40°C to 85°C	MSP430F5419IPZ	MSP430F5418IPN	_							
-40°C 10 85°C	MSP430F5438AIPZ ⁽³⁾	MSP430F5437AIPN ⁽³⁾	MSP430F5438AIZQW ⁽³⁾							
	MSP430F5436AIPZ ⁽³⁾	MSP430F5435AIPN ⁽³⁾	MSP430F5436AIZQW ⁽³⁾							
	MSP430F5419AIPZ ⁽³⁾	MSP430F5418AIPN ⁽³⁾	MSP430F5419AIZQW ⁽³⁾							


⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

⁽³⁾ Product Preview




Pin Designation, MSP430F5438(A)IPZ, MSP430F5436(A)IPZ, MSP430F5419(A)IPZ





Pin Designation, MSP430F5437(A)IPN, MSP430F5435(A)IPN, MSP430F5418(A)IPN









Pin Designation, MSP430F5438AIZQW, MSP430F5436AIZQW, MSP430F5419AIZQW

ZQW PACKAGE (TOP VIEW)






Functional Block Diagram, MSP430F5438(A)IPZ, MSP430F5436(A)IPZ, MSP430F5419(A)IPZ, MSP430F5438AIZQW, MSP430F5436AIZQW, MSP430F5419AIZQW



Functional Block Diagram, MSP430F5437(A)IPN, MSP430F5435(A)IPN, MSP430F5418(A)IPN







TERMINAL FUNCTIONS

TERMINAL							
NAME		NO.		I/O ⁽¹⁾	DESCRIPTION		
IVAME	PZ	PN	ZQW				
P6.4/A4	1	1	A1	I/O	General-purpose digital I/O Analog input A4 – ADC		
P6.5/A5	2	2	E4	I/O	General-purpose digital I/O Analog input A5 – ADC		
P6.6/A6	3	3	B1	I/O	General-purpose digital I/O Analog input A6 – ADC		
P6.7/A7	4	4	C2	I/O	General-purpose digital I/O Analog input A7 – ADC		
P7.4/A12	5	5	F4	I/O	General-purpose digital I/O Analog input A12 –ADC		
P7.5/A13	6	6	C1	I/O	General-purpose digital I/O Analog input A13 – ADC		
P7.6/A14	7	7	D2	I/O	General-purpose digital I/O Analog input A14 – ADC		
P7.7/A15	8	8	G4	I/O	General-purpose digital I/O Analog input A15 – ADC		
P5.0/VREF+/VeREF+	9	9	D1	I/O	General-purpose digital I/O Output of reference voltage to the ADC Input for an external reference voltage to the ADC		
P5.1/VREF-/VeREF-	10	10	E1	I/O	General-purpose digital I/O Negative terminal for the ADC's reference voltage for both sources, the internal reference voltage, or an external applied reference voltage		
AV _{CC}	11	11	E2		Analog power supply		
AV _{SS}	12	12	F2		Analog ground supply		
P7.0/XIN	13	13	F1	I/O	General-purpose digital I/O Input terminal for crystal oscillator XT1		
P7.1/XOUT	14	14	G1	I/O	General-purpose digital I/O Output terminal of crystal oscillator XT1		
DV _{SS1}	15	15	G2		Digital ground supply		
DV _{CC1}	16	16	H2		Digital power supply		
P1.0/TA0CLK/ACLK	17	17	H1	I/O	General-purpose digital I/O with port interrupt TA0 clock signal TACLK input ACLK output (divided by 1, 2, 4, or 8)		
P1.1/TA0.0	18	18	H4	I/O	General-purpose digital I/O with port interrupt TA0 CCR0 capture: CCI0A input, compare: Out0 output BSL transmit output		
P1.2/TA0.1	19	19	J4	I/O	General-purpose digital I/O with port interrupt TA0 CCR1 capture: CCI1A input, compare: Out1 output BSL receive input		
P1.3/TA0.2	20	20	J1	I/O	General-purpose digital I/O with port interrupt TA0 CCR2 capture: CCI2A input, compare: Out2 output		
P1.4/TA0.3	21	21	J2	I/O	General-purpose digital I/O with port interrupt TA0 CCR3 capture: CCl3A input compare: Out3 output		
P1.5/TA0.4	22	22	K1	I/O	General-purpose digital I/O with port interrupt TA0 CCR4 capture: CCI4A input, compare: Out4 output		
P1.6/SMCLK	23	23	K2	I/O	General-purpose digital I/O with port interrupt SMCLK output		
P1.7	24	24	L1	I/O	General-purpose digital I/O with port interrupt		
P2.0/TA1CLK/MCLK	25	25	M1	I/O	General-purpose digital I/O with port interrupt TA1 clock signal TA1CLK input MCLK output		
P2.1/TA1.0	26	26	L2	I/O	General-purpose digital I/O with port interrupt TA1 CCR0 capture: CCl0A input, compare: Out0 output		

⁽¹⁾ I = input, O = output, N/A = not available on this package offering



TERMINAL							
		NO.		I/O ⁽¹⁾	DESCRIPTION		
NAME	PZ	PN	ZQW				
P2.2/TA1.1	27	27	M2	I/O	General-purpose digital I/O with port interrupt TA1 CCR1 capture: CCl1A input, compare: Out1 output		
P2.3/TA1.2	28	28	L3	I/O	General-purpose digital I/O with port interrupt TA1 CCR2 capture: CCI2A input, compare: Out2 output		
P2.4/RTCCLK	29	29	М3	I/O	General-purpose digital I/O with port interrupt RTCCLK output		
P2.5	30	32	L4	I/O	General-purpose digital I/O with port interrupt		
P2.6/ACLK	31	33	M4	I/O	General-purpose digital I/O with port interrupt ACLK output (divided by 1, 2, 4, 8, 16, or 32)		
P2.7/ADC12CLK/DMAE0	32	34	J5	I/O	General-purpose digital I/O with port interrupt Conversion clock input ADC DMA external trigger input		
P3.0/UCB0STE/UCA0CLK	33	35	L5	I/O	General-purpose digital I/O Slave transmit enable – USCI_B0 SPI mode Clock signal input – USCI_A0 SPI slave mode Clock signal output – USCI_A0 SPI master mode		
P3.1/UCB0SIMO/UCB0SDA	34	36	M5	I/O	General-purpose digital I/O Slave in, master out – USCI_B0 SPI mode I2C data – USCI_B0 I2C mode		
P3.2/UCB0SOMI/UCB0SCL	35	37	J6	I/O	General-purpose digital I/O Slave out, master in – USCI_B0 SPI mode I2C clock – USCI_B0 I2C mode		
P3.3/UCB0CLK/UCA0STE	36	38	L6	I/O	General-purpose digital I/O Clock signal input – USCI_B0 SPI slave mode Clock signal output – USCI_B0 SPI master mode Slave transmit enable – USCI_A0 SPI mode		
DV_{SS3}	37	30	M6		Digital ground supply		
DV _{CC3}	38	31	M7		Digital power supply		
P3.4/UCA0TXD/UCA0SIMO	39	39	L7	I/O	General-purpose digital I/O Transmit data – USCI_A0 UART mode Slave in, master out – USCI_A0 SPI mode		
P3.5/UCA0RXD/UCA0SOMI	40	40	J7	I/O	General-purpose digital I/O Receive data – USCI_A0 UART mode Slave out, master in – USCI_A0 SPI mode		
P3.6/UCB1STE/UCA1CLK	41	41	M8	I/O	General-purpose digital I/O Slave transmit enable – USCI_B1 SPI mode Clock signal input – USCI_A1 SPI slave mode Clock signal output – USCI_A1 SPI master mode		
P3.7/UCB1SIMO/UCB1SDA	42	42	L8	I/O	General-purpose digital I/O Slave in, master out – USCI_B1 SPI mode I2C data – USCI_B1 I2C mode		
P4.0/TB0.0	43	43	J8	I/O	General-purpose digital I/O TB0 capture CCR0: CCI0A/CCI0B input, compare: Out0 output		
P4.1/TB0.1	44	44	M9	I/O	General-purpose digital I/O TB0 capture CCR1: CCI1A/CCI1B input, compare: Out1 output		
P4.2/TB0.2	45	45	L9	I/O	General-purpose digital I/O TB0 capture CCR2: CCI2A/CCI2B input, compare: Out2 output		
P4.3/TB0.3	46	46	L10	I/O	General-purpose digital I/O TB0 capture CCR3: CCI3A/CCI3B input, compare: Out3 output		
P4.4/TB0.4	47	47	M10	I/O	General-purpose digital I/O TB0 capture CCR4: CCI4A/CCI4B input, compare: Out4 output		
P4.5/TB0.5	48	48	L11	I/O	General-purpose digital I/O TB0 capture CCR5: CCI5A/CCI5B input, compare: Out5 output		
P4.6/TB0.6	49	52	M11	I/O	General-purpose digital I/O TB0 capture CCR6: CCI6A/CCI6B input, compare: Out6 output		





TERMINAL						
NO.		I/O ⁽¹⁾	DESCRIPTION			
NAME	PZ	PN	ZQW			
P4.7/TB0CLK/SMCLK	50	53	M12	I/O	General-purpose digital I/O TB0 clock input SMCLK output	
P5.4/UCB1SOMI/UCB1SCL	51	54	L12	I/O	General-purpose digital I/O Slave out, master in – USCI_B1 SPI mode I2C clock – USCI_B1 I2C mode	
P5.5/UCB1CLK/UCA1STE	52	55	J9	I/O	General-purpose digital I/O Clock signal input – USCI_B1 SPI slave mode Clock signal output – USCI_B1 SPI master mode Slave transmit enable – USCI_A1 SPI mode	
P5.6/UCA1TXD/UCA1SIMO	53	56	K11	I/O	General-purpose digital I/O Transmit data – USCI_A1 UART mode Slave in, master out – USCI_A1 SPI mode	
P5.7/UCA1RXD/UCA1SOMI	54	57	K12	I/O	General-purpose digital I/O Receive data – USCI_A1 UART mode Slave out, master in – USCI_A1 SPI mode	
P7.2/TB0OUTH/SVMOUT	55	58	J11	I/O	General-purpose digital I/O Switch all PWM outputs high impedance – Timer TB0 SVM output	
P7.3/TA1.2	56	59	J12	I/O	General-purpose digital I/O TA1 CCR2 capture: CCl2B input, compare: Out2 output	
P8.0/TA0.0	57	60	Н9	I/O	General-purpose digital I/O TA0 CCR0 capture: CCl0B input, compare: Out0 output	
P8.1/TA0.1	58	61	H11	I/O	General-purpose digital I/O TA0 CCR1 capture: CCl1B input, compare: Out1 output	
P8.2/TA0.2	59	62	H12	I/O	General-purpose digital I/O TA0 CCR2 capture: CCl2B input, compare: Out2 output	
P8.3/TA0.3	60	63	G9	I/O	General-purpose digital I/O TA0 CCR3 capture: CCl3B input, compare: Out3 output	
P8.4/TA0.4	61	64	G11	I/O	General-purpose digital I/O TA0 CCR4 capture: CCl4B input, compare: Out4 output	
V _{CORE}	62	49	G12		Regulated core power supply	
DV _{SS2}	63	50	F12		Digital ground supply	
DV _{CC2}	64	51	E12		Digital power supply	
P8.5/TA1.0	65	65	F11	I/O	General-purpose digital I/O TA1 CCR0 capture: CCI0B input, compare: Out0 output	
P8.6/TA1.1	66	66	E11	I/O	General-purpose digital I/O TA1 CCR1 capture: CCI1B input, compare: Out1 output	
P8.7	67	N/A	D12	I/O	General-purpose digital I/O	
P9.0/UCB2STE/UCA2CLK	68	N/A	D11	I/O	General-purpose digital I/O Slave transmit enable – USCI_B2 SPI mode Clock signal input – USCI_A2 SPI slave mode Clock signal output – USCI_A2 SPI master mode	
P9.1/UCB2SIMO/UCB2SDA	69	N/A	F9	I/O	General-purpose digital I/O Slave in, master out – USCI_B2 SPI mode I2C data – USCI_B2 I2C mode	
P9.2/UCB2SOMI/UCB2SCL	70	N/A	C12	I/O	General-purpose digital I/O Slave out, master in – USCI_B2 SPI mode I2C clock – USCI_B2 I2C mode	
P9.3/UCB2CLK/UCA2STE	71	N/A	E9	I/O	General-purpose digital I/O Clock signal input – USCI_B2 SPI slave mode Clock signal output – USCI_B2 SPI master mode Slave transmit enable – USCI_A2 SPI mode	



TERMINAL					
NAME		NO.		I/O ⁽¹⁾	DESCRIPTION
IVAME	PZ	PN	ZQW		
P9.4/UCA2TXD/UCA2SIMO	72	N/A	C11	I/O	General-purpose digital I/O Transmit data – USCI_A2 UART mode Slave in, master out – USCI_A2 SPI mode
P9.5/UCA2RXD/UCA2SOMI	73	N/A	B12	I/O	General-purpose digital I/O Receive data – USCI_A2 UART mode Slave out, master in – USCI_A2 SPI mode
P9.6	74	N/A	B11	I/O	General-purpose digital I/O
P9.7	75	N/A	A12	I/O	General-purpose digital I/O
P10.0/UCB3STE/UCA3CLK	76	N/A	D9	I/O	General-purpose digital I/O Slave transmit enable – USCI_B3 SPI mode Clock signal input – USCI_A3 SPI slave mode Clock signal output – USCI_A3 SPI master mode
P10.1/UCB3SIMO/UCB3SDA	77	N/A	A11	I/O	General-purpose digital I/O Slave in, master out – USCI_B3 SPI mode I2C data – USCI_B3 I2C mode
P10.2/UCB3SOMI/UCB3SCL	78	N/A	D8	I/O	General-purpose digital I/O Slave out, master in – USCI_B3 SPI mode I2C clock – USCI_B3 I2C mode
P10.3/UCB3CLK/UCA3STE	79	N/A	B10	I/O	General-purpose digital I/O Clock signal input – USCI_B3 SPI slave mode Clock signal output – USCI_B3 SPI master mode Slave transmit enable – USCI_A3 SPI mode
P10.4/UCA3TXD/UCA3SIMO	80	N/A	A10	I/O	General-purpose digital I/O Transmit data – USCI_A3 UART mode Slave in, master out – USCI_A3 SPI mode
P10.5/UCA3RXD/UCA3SOMI	81	N/A	В9	I/O	General-purpose digital I/O Receive data – USCI_A3 UART mode Slave out, master in – USCI_A3 SPI mode
P10.6	82	N/A	A9	I/O	General-purpose digital I/O
P10.7	83	N/A	B8	I/O	General-purpose digital I/O
P11.0/ACLK	84	N/A	A8	I/O	General-purpose digital I/O ACLK output (divided by 1, 2, 4, 8, 16, or 32)
P11.1/MCLK	85	N/A	D7	I/O	General-purpose digital I/O MCLK output
P11.2/SMCLK	86	N/A	A7	I/O	General-purpose digital I/O SMCLK output
DV _{CC4}	87	67	B7		Digital power supply
DV _{SS4}	88	68	В6		Digital ground supply
P5.2/XT2IN	89	69	A6	I/O	General-purpose digital I/O Input terminal for crystal oscillator XT2
P5.3/XT2OUT	90	70	A5	I/O	General-purpose digital I/O Output terminal of crystal oscillator XT2
TEST/SBWTCK	91	71	D6	I	Test mode pin – select digital I/O on JTAG pins Spy-bi-wire input clock
PJ.0/TDO	92	72	B5	I/O	General-purpose digital I/O Test data output port
PJ.1/TDI/TCLK	93	73	A4	I/O	General-purpose digital I/O Test data input or test clock input
PJ.2/TMS	94	74	D5	I/O	General-purpose digital I/O Test mode select
PJ.3/TCK	95	75	B4	I/O	General-purpose digital I/O Test clock
RST/NMI/SBWTDIO	96	76	А3	I/O	Reset input active low Non-maskable interrupt input Spy-bi-wire data input/output





SLAS612A-DECEMBER 9 2008-REVISED JANUARY 2009

TERMINAL							
NAME	NO.			I/O ⁽¹⁾	DESCRIPTION		
NAME	PZ	PN	ZQW				
P6.0/A0	97	77	D4	I/O	General-purpose digital I/O Analog input A0 – ADC		
P6.1/A1	98	78	В3	I/O	General-purpose digital I/O Analog input A1 – ADC		
P6.2/A2	99	79	A2	I/O	General-purpose digital I/O Analog input A2 – ADC		
P6.3/A3	100	80	B2	I/O	General-purpose digital I/O Analog input A3 – ADC		
Reserved	N/A	N/A	(2)				

⁽²⁾ G5, E8, F8, G8, H8, E7, H7, E6, H6, E5, F5, H5, C3 are reserved and should be connected to ground.



SHORT-FORM DESCRIPTION

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

Instruction Set

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CG1/R
Constant Generator	CG2/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

Table 1. Instruction Word Formats

Dual operands, source-destination	e.g., ADD R4,R5	R4 + R5 → R5
Single operands, destination only	e.g., CALL R8	$PC \rightarrow (TOS), R8 \rightarrow PC$
Relative jump, un/conditional	e.g., JNE	Jump-on-equal bit = 0

Table 2. Address Mode Descriptions

ADDRESS MODE	S ⁽¹⁾	D ⁽¹⁾	SYNTAX	EXAMPLE	OPERATION
Register	+	+	MOV Rs,Rd	MOV R10,R11	R10 → R11
Indexed	+	+	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	$M(2+R5) \rightarrow M(6+R6)$
Symbolic (PC relative)	+	+	MOV EDE,TONI		$M(EDE) \rightarrow M(TONI)$
Absolute	+	+	MOV & MEM, & TCDAT		$M(MEM) \rightarrow M(TCDAT)$
Indirect	+		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	$M(R10) \rightarrow M(Tab+R6)$
Indirect autoincrement	+		MOV @Rn+,Rm	MOV @R10+,R11	$M(R10) \rightarrow R11$ $R10 + 2 \rightarrow R10$
Immediate	+		MOV #X,TONI	MOV #45,TONI	#45 → M(TONI)

(1) S = source, D = destination



Operating Modes

The MSP430 has one active mode and six software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following seven operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - FLL loop control remains active
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - FLL loop control is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and FLL loop control and DCOCLK are disabled
 - DCO's dc-generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DCO's dc generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK, FLL loop control, and DCOCLK are disabled
 - DCO's dc generator is disabled
 - Crystal oscillator is stopped
 - Complete data retention
- Low-power mode 5 (LPM5) (A versions only)
 - Internal regulator disabled
 - No data retention
 - Wakeup from RST, digital I/O



Interrupt Vector Addresses

The interrupt vectors and the power-up start address are located in the address range 0FFFFh to 0FF80h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

Interrupt Sources, Flags, and Vectors

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
System Reset Power-Up External Reset Watchdog Timeout, Key Violation Flash Memory Key Violation	WDTIFG, KEYV (SYSRSTIV) ⁽¹⁾⁽²⁾	Reset	0FFFEh	63, highest
System NMI PMM Vacant Memory Access JTAG Mailbox	SVMLIFG, SVMHIFG, DLYLIFG, DLYHIFG, VLRLIFG, VLRHIFG, VMAIFG, JMBNIFG, JMBOUTIFG (SYSSNIV) ⁽¹⁾	(Non)maskable	0FFFCh	62
User NMI NMI Oscillator Fault Flash Memory Access Violation	NMIIFG, OFIFG, ACCVIFG (SYSUNIV) ⁽¹⁾⁽²⁾	(Non)maskable	0FFFAh	61
TB0	TBCCR0 CCIFG0 (3)	Maskable	0FFF8h	60
TB0	TBCCR1 CCIFG1 TBCCR6 CCIFG6, TBIFG (TBIV) ⁽¹⁾⁽³⁾	Maskable	0FFF6h	59
Watchdog Timer_A Interval Timer Mode	WDTIFG	Maskable	0FFF4h	58
USCI_A0 Receive/Transmit	UCA0RXIFG, UCA0TXIFG (UCA0IV)(1)(3)	Maskable	0FFF2h	57
USCI_B0 Receive/Transmit	UCB0RXIFG, UCB0TXIFG (UCAB0IV)(1)(3)	Maskable	0FFF0h	56
ADC12_A	ADC12IFG0 ADC12IFG15 (ADC12IV) ⁽¹⁾⁽³⁾	Maskable	0FFEEh	55
TA0	TA0CCR0 CCIFG0 ⁽³⁾	Maskable	0FFECh	54
TA0	TA0CCR1 CCIFG1 TA0CCR4 CCIFG4, TA0IFG (TA0IV) ⁽¹⁾⁽³⁾	Maskable	0FFEAh	53
USCI_A2 Receive/Transmit	UCA2RXIFG, UCA2TXIFG (UCA2IV)(1)(3)	Maskable	0FFE8h	52
USCI_B2 Receive/Transmit	UCB2RXIFG, UCB2TXIFG (UCB2IV)(1)(3)	Maskable	0FFE6h	51
DMA	DMA0IFG, DMA1IFG, DMA2IFG (DMAIV) (1) (3)	Maskable	0FFE4h	50
TA1	TA1CCR0 CCIFG0 ⁽³⁾	Maskable	0FFE2h	49
TA1	TA1CCR1 CCIFG1 TA1CCR2 CCIFG2, TA1IFG (TA1IV) ⁽¹⁾⁽³⁾	Maskable	0FFE0h	48
I/O Port P1	P1IFG.0 to P1IFG.7 (P1IV) ⁽¹⁾⁽³⁾	Maskable	0FFDEh	47
USCI_A1 Receive/Transmit	UCA1RXIFG, UCA1TXIFG (UCA1IV)(1)(3)	Maskable	0FFDCh	46
USCI_B1 Receive/Transmit	UCB1RXIFG, UCB1TXIFG (UCB1IV)(1)(3)	Maskable	0FFDAh	45
USCI_A3 Receive/Transmit	UCA3RXIFG, UCA3TXIFG (UCA3IV) ⁽¹⁾⁽³⁾	Maskable	0FFD8h	44
USCI_B3 Receive/Transmit	UCB3RXIFG, UCB3TXIFG (UCB3IV) ⁽¹⁾⁽³⁾	Maskable	0FFD6h	43
I/O Port P2	P2IFG.0 to P2IFG.7 (P2IV) ⁽¹⁾⁽³⁾	Maskable	0FFD4h	42
RTC_A	RTCRDYIFG, RTCTEVIFG, RTCAIFG, RT0PSIFG, RT1PSIFG (RTCIV) ⁽¹⁾⁽³⁾	Maskable	0FFD2h	41
			0FFD0h	40
Reserved	Reserved ⁽⁴⁾		i i	
			0FF80h	0, lowest

⁽¹⁾ Multiple source flags

⁽²⁾ A reset is generated if the CPU tries to fetch instructions from within peripheral space or vacant memory space.

(Non)maskable: the individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot disable it.

⁽³⁾ Interrupt flags are located in the module.

⁽⁴⁾ Reserved interrupt vectors at addresses are not used in this device and can be used for regular program code if necessary. To maintain compatibility with other devices, it is recommended to reserve these locations.



Special Function Registers (SFRs)

The MSP430 SFRs are located in the lowest address space and can be accessed via word or byte formats.

Legend rw: Bit can be read and written.

rw-0,1: Bit can be read and written. It is reset or set by PUC.
rw-(0,1): Bit can be read and written. It is reset or set by POR.
rw-[0,1]: Bit can be read and written. It is reset or set by BOR.

SFR bit is not present in device.

Table 1. Interrupt Enable 1

15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
				I.			
7	6	5	4	3	2	1	0
JMBOUTIE	JMBINIE	ACCVIE	NMIIE	VMAIE	-	OFIE	WDTIE
rw-0	rw-0	rw-0	rw-0	rw-0		rw-0	rw-0

WDTIE Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured as a

general-purpose timer.

OFIE Oscillator fault interrupt enable

VMAIE Vacant memory access interrupt enable

NMIIE Nonmaskable interrupt enable

ACCVIE Flash access violation interrupt enable

JMBINIE JTAG mailbox input interrupt enable

JTAG mailbox output interrupt enable

Table 2. Interrupt Flag 1

15	14	13	12	11	10	9	8
_	_	_	_	_	_	_	_
7	6	5	4	3	2	1	0
JMBOUTIFG	JMBINIFG	_	NMIIFG	VMAIFG	_	OFIFG	WDTIFG
rw-[0]	rw-[0]		rw-0	rw-0		rw-0	rw-0

WDTIFG Set on watchdog timer overflow (in watchdog mode) or security key violation

Reset on V_{CC} power-on or a reset condition at the RST/NMI pin in reset mode

OFIFG Flag set on oscillator fault
VMAIFG Set on vacant memory access

NMIIFG Set via RST/NMI pin

JMBINIFG Set on JTAG mailbox input message

JMBOUTIFG Set on JTAG mailbox output register ready for next message



Memory Organization


		MSP430F5419(A) MSP430F5418(A)	MSP430F5436(A) MSP430F5435(A)	MSP430F5438(A) MSP430F5437(A)
Memory (flash) Main: interrupt vector Main: code memory	Total Size Flash Flash	128 KB 00FFFFh-00FF80h 025BFFh-005C00h	192 KB 00FFFFh-00FF80h 035BFFh-005C00h	256 KB 00FFFFh-00FF80h 045BFFh-005C00h
	Bank 3	N/A	23 KB 035BFFh-030000h	64 KB 03FFFFh-030000h
	Bank 2	23 KB 025BFFh-020000h	64 KB 02FFFFh-020000h	64 KB 02FFFFh-020000h
Main: code memory	Bank 1	64 KB 01FFFFh–010000h	64 KB 01FFFFh-010000h	64 KB 01FFFFh-010000h
	Bank 0	41 KB 00FFFFh-005C00h	41 KB 00FFFFh-005C00h	64 KB 045BFFh-040000h 00FFFFh-005C00h
	Size	16 KB	16 KB	16 KB
	Sector 3	4 KB 005BFFh-004C00h	4 KB 005BFFh–004C00h	4 KB 005BFFh-004C00h
RAM	Sector 2	4 KB 004BFFh-003C00h	4 KB 004BFFh-003C00h	4 KB 004BFFh-003C00h
	Sector 1	4 KB 4 KB 003BFFh-002C00h 003BFFh-002C00h		4 KB 003BFFh-002C00h
	Sector 0	4 KB 002BFFh-001C00h	4 KB 002BFFh-001C00h	4 KB 002BFFh-001C00h
	Info A	128 B 0019FFh–001980h	128 B 0019FFh-001980h	128 B 0019FFh–001980h
Information memory	Info B	128 B 00197Fh–001900h	128 B 00197Fh–001900h	128 B 00197Fh–001900h
(Flash)	Info C	128 B 0018FFh–001880h	128 B 0018FFh-001880h	128 B 0018FFh–001880h
	Info D	128 B 00187Fh–001800h	128 B 00187Fh–001800h	128 B 00187Fh–001800h
	BSL 3	512 B 0017FFh–001600h	512 B 0017FFh–001600h	512 B 0017FFh–001600h
Bootstrap loader	BSL 2	512 B 0015FFh–001400h	512 B 0015FFh-001400h	512 B 0015FFh-001400h
(BSL) ⁽¹⁾ memory (Flash)	BSL 1	512 B 0013FFh–001200h	512 B 0013FFh-001200h	512 B 0013FFh-001200h
	BSL 0	512 B 0011FFh–001000h	512 B 0011FFh–001000h	512 B 0011FFh–001000h
Peripherals	Size	4KB 000FFFh–000000h	4KB 000FFFh-000000h	4KB 000FFFh-000000h

⁽¹⁾ For non-A versions, the BSL area contains a Texas Instruments provided BSL and cannot be modified. For A versions, the BSL can be modified by the user.

Bootstrap Loader (BSL)

The BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the device memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the application report *Features of the MSP430F5xx Bootstrap Loader*, TI literature number SLAA400.

BSL FUNCTION	PZ PACKAGE PINS	PN PACKAGE PINS	ZQW PACKAGE PINS
Data transmit	18 – P1.1	18 – P1.1	H4 – P1.1
Data receive	19 – P1.2	19 – P1.2	J4 – P1.2







Flash Memory

The flash memory can be programmed via the JTAG port, Spy-Bi-Wire (SBW), the BSL, or in-system by the CPU. The CPU can perform single-byte, single-word, and long-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually. Segments A to D are also called information memory.
- Segment A can be locked separately.

RAM Memory

The RAM memory is made up of n sectors. Each sector can be completely powered down to save leakage, however all data is lost. Features of the RAM memory include:

- RAM memory has n sectors. The size of a sector can be found in the Memory Organization section.
- Each sector 0 to n can be complete disabled, however data retention is lost.
- Each sector 0 to n automatically enters low power retention mode when possible.
- For Devices that contain USB memory, the USB memory can be used as normal RAM if USB is not required.

MSP430F543x, MSP430F541x MSP430F543xA, MSP430F541xA

SLAS612A-DECEMBER 9 2008-REVISED JANUARY 2009



www.ti.com

Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x5xx Family User's Guide, literature number SLAU208.

Digital I/O

There are up to ten 8-bit I/O ports implemented: For 100-pin options, P1 through P10 are complete. P11 contains three individual I/O ports. For 80-pin options, P1 through P7 are complete. P8 contains seven individual I/O ports. P9 through P11 do not exist. Port PJ contains four individual I/O ports, common to all devices.

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Pullup or pulldown on all ports is programmable.
- Drive strength on all ports is programmable.
- Edge-selectable interrupt and LPM5 wakeup input capability is available for all bits of ports P1 and P2.
- Read/write access to port-control registers is supported by all instructions.
- Ports can be accessed byte-wise (P1 through P11) or word-wise in pairs (PA through PF).

Oscillator and System Clock

The clock system in the MSP430x5xx family of devices is supported by the Unified Clock System (UCS) module that includes support for a 32-kHz watch crystal oscillator (XT1 LF mode), an internal very-low-power low-frequency oscillator (VLO), an internal trimmed low-frequency oscillator (REFO), an integrated internal digitally controlled oscillator (DCO), and a high-frequency crystal oscillator (XT1 HF mode or XT2). The UCS module is designed to meet the requirements of both low system cost and low power consumption. The UCS module features digital frequency locked loop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency to a programmable multiple of the watch crystal frequency. The internal DCO provides a fast turn-on clock source and stabilizes in less than 5 μ s. The UCS module provides the following clock signals:


- Auxiliary clock (ACLK), sourced from a 32-kHz watch crystal, a high-frequency crystal, the internal low-frequency oscillator (VLO), the trimmed low-frequency oscillator (REFO), or the internal digitally controlled oscillator DCO.
- Main clock (MCLK), the system clock used by the CPU. MCLK can be sourced by same sources made available to ACLK.
- Sub-Main clock (SMCLK), the subsystem clock used by the peripheral modules. SMCLK can be sourced by same sources made available to ACLK.
- ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, ACLK/8, ACLK/16, ACLK/32.

Power Management Module (PMM)

The PMM includes an integrated voltage regulator that supplies the core voltage to the device and contains programmable output levels to provide for power optimization. The PMM also includes supply voltage supervisor (SVS) and supply voltage monitoring (SVM) circuitry, as well as brownout protection. The brownout circuit is implemented to provide the proper internal reset signal to the device during power-on and power-off. The SVS/SVM circuitry detects if the supply voltage drops below a user-selectable level and supports both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the device is not automatically reset). SVS and SVM circuitry is available on the primary supply and core supply.

Hardware Multiplier

The multiplication operation is supported by a dedicated peripheral module. The module performs operations with 32-bit, 24-bit, 16-bit, and 8-bit operands. The module is capable of supporting signed and unsigned multiplication as well as signed and unsigned multiply and accumulate operations.







Real-Time Clock (RTC_A)

The RTC_A module can be used as a general-purpose 32-bit counter (counter mode) or as an integrated real-time clock (RTC) (calendar mode). In counter mode, the RTC_A also includes two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Both timers can be read and written by software. Calendar mode integrates an internal calendar which compensates for months with less than 31 days and includes leap year correction. The RTC_A also supports flexible alarm functions and offset-calibration hardware.

Watchdog Timer (WDT_A)

The primary function of the watchdog timer (WDT_A) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

System Module (SYS)

The SYS module handles many of the system functions within the device. These include power on reset and power up clear handling, NMI source selection and management, reset interrupt vector generators, boot strap loader entry mechanisms, as well as, configuration management (device descriptors). It also includes a data exchange mechanism via JTAG called a JTAG mailbox that can be used in the application.



Table 3. System Module Interrupt Vector Registers

INTERRUPT VECTOR REGISTER	INTERRUPT EVENT	WORD ADDRESS	OFFSET	PRIORITY
	No interrupt pending		00h	
	Brownout (BOR)		02h	Highest
	RSTNMI (BOR)		04h	
	DoBOR (BOR)		06h	
	Reserved		08h	
	Security violation (BOR)		0Ah	
	SVSL (POR)		0Ch	
	SVSH (POR)		0Eh	
CVCDCTIV Custom Boost	SVML_OVP (POR)	04056	10h	
SYSRSTIV , System Reset	SVMH_OVP (POR)	019Eh	12h	
	DoPOR (POR)		14h	
	WDT timeout (PUC)		16h	
	WDT key violation (PUC)		18h	
	KEYV flash key violation (PUC)		1Ah	
	FLL unlock (PUC)		1Ch	
	Peripheral area fetch (PUC)		1Eh	
	PMM key violation (PUC)		20h	
	Reserved		22h - 3Eh	Lowest
	No interrupt pending		00h	
	SVMLIFG		02h	Highest
	SVMHIFG		04h	
	DLYLIFG		06h	
	DLYHIFG		08h	
SYSSNIV , System NMI	VMAIFG	019Ch	0Ah	
	JMBINIFG		0Ch	
	JMBOUTIFG		0Eh	
	VLRLIFG		10h	
	VLRHIFG		12h	
	Reserved		14h - 1Eh	Lowest
	No interrupt pending		00h	
	NMIFG		02h	Highest
SYSUNIV, User NMI	OFIFG	019Ah	04h	
	ACCVIFG		06h	
	Reserved		08h - 1Eh	Lowest



DMA Controller

The DMA controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA controller can be used to move data from the ADC12_A conversion memory to RAM. Using the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system power consumption by allowing the CPU to remain in sleep mode, without having to awaken to move data to or from a peripheral.

Table 4. DMA Trigger Assignments (1)

Triman		Channel					
Trigger	0	1	2				
0	DMAREQ	DMAREQ	DMAREQ				
1	TA0CCR0 CCIFG	TA0CCR0 CCIFG	TA0CCR0 CCIFG				
2	TA0CCR2 CCIFG	TA0CCR2 CCIFG	TA0CCR2 CCIFG				
3	TA1CCR0 CCIFG	TA1CCR0 CCIFG	TA1CCR0 CCIFG				
4	TA1CCR2 CCIFG	TA1CCR2 CCIFG	TA1CCR2 CCIFG				
5	TB0CCR0 CCIFG	TB0CCR0 CCIFG	TB0CCR0 CCIFG				
6	TB0CCR2 CCIFG	TB0CCR2 CCIFG	TB0CCR2 CCIFG				
7	Reserved	Reserved	Reserved				
8	Reserved	Reserved	Reserved				
9	Reserved	Reserved	Reserved				
10	Reserved	Reserved	Reserved				
11	Reserved	Reserved	Reserved				
12	Reserved	Reserved	Reserved				
13	Reserved	Reserved	Reserved				
14	Reserved	Reserved	Reserved				
15	Reserved	Reserved	Reserved				
16	UCA0RXIFG	UCA0RXIFG	UCA0RXIFG				
17	UCA0TXIFG	UCA0TXIFG	UCA0TXIFG				
18	UCB0RXIFG	UCB0RXIFG	UCB0RXIFG				
19	UCB0TXIFG	UCB0TXIFG	UCB0TXIFG				
20	UCA1RXIFG	UCA1RXIFG	UCA1RXIFG				
21	UCA1TXIFG	UCA1TXIFG	UCA1TXIFG				
22	UCB1RXIFG	UCB1RXIFG	UCB1RXIFG				
23	UCB1TXIFG	UCB1TXIFG	UCB1TXIFG				
24	ADC12IFGx	ADC12IFGx	ADC12IFGx				
25	Reserved	Reserved	Reserved				
26	Reserved	Reserved	Reserved				
27	Reserved	Reserved	Reserved				
28	Reserved	Reserved	Reserved				
29	MPY ready	MPY ready	MPY ready				
30	DMA2IFG	DMA0IFG	DMA1IFG				
31	DMAE0	DMAE0	DMAE0				

⁽¹⁾ Reserved DMA triggers may be used by other devices in the family. Reserved DMA triggers will not cause any DMA trigger event when selected.



Universal Serial Communication Interface (USCI)

The USCI modules are used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and I²C, and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection, and IrDA. Each USCI module contains two portions, A and B.

The USCI_An module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, or IrDA.

The USCI Bn module provides support for SPI (3 pin or 4 pin) or I2C.

The MSP430F5438(A), MSP430F5436(A), and MSP430F5419(A) include four complete USCI modules (n = 0 to 3). The MSP430F5437(A), MSP430F5435(A), and MSP430F5418(A) include two complete USCI modules (n = 0 to 1).

TA₀

TA0 is a 16-bit timer/counter (Timer_A type) with five capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 5. TA0 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PI	N NUMBER
PZ/ZQW	PN	INPUT SIGNAL	INPUT SIGNAL	BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	PZ/ZQW	PN
17/H1-P1.0	17-P1.0	TA0CLK	TACLK					
		ACLK	ACLK	Timer	NA	NA		
		SMCLK	SMCLK	rimer	INA	INA		
17/H1-P1.0	17-P1.0	TA0CLK	TACLK					
18/H4-P1.1	18-P1.1	TA0.0	CCI0A				18/H4-P1.1	18-P1.1
57/H9-P8.0	60-P8.0	TA0.0	CCI0B				57/H9-P8.0	60-P8.0
		DV _{SS}	GND	CCR0	TA0	TA0.0	ADC12 (internal) ADC12SHSx = {1}	ADC12 (internal) ADC12SHSx = {1}
		DV _{CC}	V _{CC}					
19/J4-P1.2	19-P1.2	TA0.1	CCI1A				19/J4-P1.2	19-P1.2
58/H11-P8.1	59-P8.1	TA0.1	CCI1B	CCR1	TA1	TA0.1	58/H11-P8.1	59-P8.1
		DV _{SS}	GND	CCRI	IAI	1 AU. 1		
		DV _{CC}	V _{CC}					
20/J1-P1.3	20-P1.3	TA0.2	CCI2A				20/J1-P1.3	20-P1.3
59/H12-P8.2	62-P8.2	TA0.2	CCI2B	CCR2	TA2	TA0.2	59/H12-P8.2	62-P8.2
		DV _{SS}	GND	CCR2	TAZ	1 AU.2		
		DV _{CC}	V _{CC}					
21/J2-P1.4	21-P1.4	TA0.3	CCI3A				21/J2-P1.4	21-P1.4
60/G9-P8.3	63-P8.3	TA0.3	CCI3B	CCR3	TA3	TA0.3	60/G9-P8.3	63-P8.3
		DV _{SS}	GND	CCR3	IAS	1AU.3		
		DV _{CC}	V _{CC}					
22/K1-P1.5	22-P1.5	TA0.4	CCI4A				22/K1-P1.5	22-P1.5
61/G11-P8.4	63-P8.4	TA0.4	CCI4B	CCR4	TA4	TA0.4	61/G11-P8.4	63-P8.4
		DV _{SS}	GND	CCK4	1 A4	1 AU.4		
		DV _{CC}	V _{CC}					



TA1

TA1 is a 16-bit timer/counter (Timer_A type) with three capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 6. TA1 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PII	N NUMBER	
PZ/ZQW	PN	INPUT SIGNAL	INPUT SIGNAL	BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	PZ/ZQW	PN	
25/M1-P2.0	25-P2.0	TA1CLK	TACLK						
		ACLK	ACLK	Timer	NA	NA			
		SMCLK	SMCLK	rimer	NA NA	INA			
25/M1-P2.0	25-P2.0	TA1CLK	TACLK						
26/L2-P2.1	26-P2.1	TA1.0	CCI0A		TAO		26/L2-P2.1	26-P2.1	
65/F11-P8.5	65-P8.5	TA1.0	CCI0B	CCBO		TA1.0	65/F11-P8.5	65-P8.5	
		DV _{SS}	GND	CCR0		1A1.0			
		DV _{CC}	V _{CC}						
27/M2-P2.2	27-P2.2	TA1.1	CCI1A				27/M2-P2.2	27-P2.2	
66/E11-P8.6	66-P8.6	TA1.1	CCI1B	CCD4	TA 4	TA4.4	66/E11-P8.6	66-P8.6	
		DV _{SS}	GND	CCR1	CCRT	TA1	TA1.1		
		DV _{CC}	V _{CC}						
28/L3-P2.3	28-P2.3	TA1.2	CCI2A				28/L3-P2.3	28-P2.3	
56/J12-P7.3	59-P7.3	TA1.2	CCI2B	CCR2	TAO	TA4.0	56/J12-P7.3	59-P7.3	
		DV _{SS}	GND		TA2	TA1.2			
		DV _{CC}	V _{CC}						



TB₀

TB0 is a 16-bit timer/counter (Timer_B type) with seven capture/compare registers. It can support multiple capture/compares, PWM outputs, and interval timing. It also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 7. TB0 Signal Connections

INPUT PIN	NUMBER	DEVICE	MODULE	MODULE	MODULE	DEVICE	OUTPUT PI	N NUMBER	
PZ/ZQW	PN	INPUT SIGNAL	INPUT SIGNAL	BLOCK	OUTPUT SIGNAL	OUTPUT SIGNAL	PZ/ZQW	PN	
50/M12-P4.7	50-P4.7	TB0CLK	TBCLK						
		ACLK	ACLK	Timer	NA	NA			
		SMCLK	SMCLK	Tillel	INA	INA			
50/M12-P4.7	50-P4.7	TB0CLK	TBCLK						
43/J8-P4.0	43-P4.0	TB0.0	CCI0A				43/J8-P4.0	43-P4.0	
43/J8-P4.0	43-P4.0	TB0.0	CCI0B	CCR0	TB0	TB0.0	ADC12 (internal) ADC12SHSx = {2}	ADC12 (internal) ADC12SHSx = {2}	
		DV_SS	GND						
		DV _{CC}	V _{CC}						
44/M9-P4.1	44-P4.1	TB0.1	CCI1A				44/M9-P4.1	44-P4.1	
44/M9-P4.1	44-P4.1	TB0.1	CCI1B	CCR1	TB1	TB0.1	ADC12 (internal) ADC12SHSx = {3}	ADC12 (internal) ADC12SHSx = {3}	
		DV _{SS}	GND						
		DV _{CC}	V _{CC}						
45/L9-P4.2	45-P4.2	TB0.2	CCI2A				45/L9-P4.2	45-P4.2	
45/L9-P4.2	45-P4.2	TB0.2	CCI2B	CCR2	TB2	TDO O			
		DV_SS	GND	CCRZ	I DZ	TB0.2			
		DV _{CC}	V _{CC}						
46/L10-P4.3	46-P4.3	TB0.3	CCI3A				46/L10-P4.3	46-P4.3	
46/L10-P4.3	46-P4.3	TB0.3	CCI3B	CCR3	TB3	TB0.3			
		DV_SS	GND	CCR3	183	100.3			
		DV_CC	V _{CC}						
47/M10-P4.4	47-P4.4	TB0.4	CCI4A				47/M10-P4.4	47-P4.4	
47/M10-P4.4	47-P4.4	TB0.4	CCI4B	CCR4	TB4	TB0.4			
		DV_SS	GND	CCR4	104	100.4			
		DV _{CC}	V _{CC}						
48/L11-P4.5	48-P4.5	TB0.5	CCI5A				48/L11-P4.5	48-P4.5	
48/L11-P4.5	48-P4.5	TB0.5	CCI5B	CCR5	TB5	TDO 5			
		DV_SS	GND	CCRS	100	TB0.5			
		DV _{CC}	V _{CC}						
49/M11-P4.6	52-P4.6	TB0.6	CCI6A				49/M11-P4.6	52-P4.6	
		ACLK (internal)	CCI6B	CCR6	TB6	TB0.6			
		DV _{SS}	GND						
		DV_CC	V _{CC}						

ADC12 A

The ADC12_A module supports fast, 12-bit analog-to-digital conversions. The module implements a 12-bit SAR core, sample select control, reference generator and a 16 word conversion-and-control buffer. The conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU intervention.



CRC16

The CRC16 module produces a signature based on a sequence of entered data values and can be used for data checking purposes. The CRC16 module signature is based on the CRC-CCITT standard.

Embedded Emulation Module (EEM)

The Embedded Emulation Module (EEM) supports real-time in-system debugging. The L version of the EEM implemented on all devices has the following features:

- Eight hardware triggers/breakpoints on memory access
- Two hardware trigger/breakpoint on CPU register write access
- Up to ten hardware triggers can be combined to form complex triggers/breakpoints
- Two cycle counters
- Sequencer
- State storage
- · Clock control on module level

Peripheral File Map

Table 8. Peripherals

MODULE NAME	REGISTER DESCRIPTION	REGISTER	BASE ADDRESS	OFFSET
ТВ0	TB0 interrupt vector	TB0IV	03C0h	2Eh
	TB0 expansion register 0	TB0EX0		20h
	Capture/compare register 6	TB0CCR6	BOIV 03C0h B0EX0 B0CCR6 B0CCR5 B0CCR4 B0CCR3 B0CCR2 B0CCR1 B0CCR0 B0R B0CCTL6	1Eh
	Capture/compare register 5	TB0CCR5		1Ch
	Capture/compare register 4	TB0CCR4		1Ah
	Capture/compare register 3	TB0CCR3		18h
	Capture/compare register 2	TB0CCR2		16h
	Capture/compare register 1	TB0CCR1		14h
	Capture/compare register 0	TB0CCR0		12h
	TB0 register	TB0R		10h
	Capture/compare control 6	TB0CCTL6		0Eh
	Capture/compare control 5	TB0CCTL5		0Ch
	Capture/compare control 4	TB0CCTL4		0Ah
	Capture/compare control 3	TB0CCTL3		08h
	Capture/compare control 2	TB0CCTL2		06h
	Capture/compare control 1	TB0CCTL1		04h
	Capture/compare control 0	TB0CCTL0		02h
	TB0 control	TB0CTL		00h



MODULE NAME	REGISTER DESCRIPTION	REGISTER	BASE ADDRESS	OFFSET
TA0	TA0 interrupt vector	TAOIV	0340h	2Eh
	TA0 expansion register 0	TA0EX0		20h
	Capture/compare register 4	TA0CCR4	ADDRESS	1Ah
	Capture/compare register 3	TA0CCR3		18h
	Capture/compare register 2	TA0CCR2		16h
	Capture/compare register 1	pare register 1 TA0CCR1 pare register 0 TA0CCR0 TA0R pare control 4 TA0CCTL4	14h	
	Capture/compare register 0		12h	
	TA0 register		10h	
	Capture/compare control 4	TA0CCTL4		0Ah
	Capture/compare control 3	TA0CCTL3		08h
	Capture/compare control 2	TA0CCTL2		06h
	Capture/compare control 1	TA0CCTL1		04h
	Capture/compare control 0	TA0CCTL0		02h
	TA0 control	TA0CTL		00h
TA1	TA1 interrupt vector	TA1IV	0380h	2Eh
	TA1 expansion register 0	TA1EX0		20h
	Capture/compare register 2	TA1CCR2		16h
	Capture/compare register 1	TA1CCR1		14h
	Capture/compare register 0	TA1CCR0		12h
	TA1 register	TA1R		10h
	Capture/compare control 2	TA1CCTL2		06h
	Capture/compare control 1	TA1CCTL1		04h
	Capture/compare control 0	TA1CCTL0		02h
	TA1 control	TA1CTL		00h



MODULE NAME	REGISTER DESCRIPTION	REGISTER	BASE ADDRESS	OFFSET
Hardware	MPY32 control register 0	MPY32CTL0	04C0h	2Ch
Multiplier	32 × 32 result 3 – most significant word	RES3		2Ah
	32 × 32 result 2	RES2		28h
	32 × 32 result 1	RES1		26h
	32 × 32 result 0 – least significant word	RES0		24h
	32-bit operand 2 – high word	OP2H		22h
	32-bit operand 2 – low word	OP2L		20h
	32-bit operand 1 – signed multiply accumulate high word	MACS32H		1Eh
	32-bit operand 1 – signed multiply accumulate low word	MACS32L		1Ch
	32-bit operand 1 – multiply accumulate high word	MAC32H		1Ah
	32-bit operand 1 – multiply accumulate low word	MAC32L		18h
	32-bit operand 1 – signed multiply high word	MPYS32H		16h
	32-bit operand 1 – signed multiply low word	MPYS32L		14h
	32-bit operand 1 – multiply high word	MPY32H		12h
	32-bit operand 1 – multiply low word	MPY32L		10h
	16 x 16 sum extension register	SUMEXT		0Eh
	16 x 16 result high word	RESHI		0Ch
	16 x 16 result low word	RESLO		0Ah
	16-bit operand 2	OP2		08h
	16-bit operand 1 – signed multiply accumulate	MACS		06h
	16-bit operand 1 – multiply accumulate	MAC		04h
	16-bit operand 1 – signed multiply	MPYS		02h
	16-bit operand 1 – multiply	MPY		00h
DMA Channel 2	DMA channel 2 transfer size	DMA2SZ	0530h	0Ah
	DMA channel 2 destination address high	DMA2DAH		08h
	DMA channel 2 destination address low	DMA2DAL	0530h 0520h	06h
	DMA channel 2 source address high	DMA2SAH		04h
	DMA channel 2 source address low	DMA2SAL		02h
	DMA channel 2 control	DMA2CTL		00h
DMA Channel 1	DMA channel 1 transfer size	DMA1SZ	0520h	0Ah
	DMA channel 1 destination address high	DMA1DAH		08h
	DMA channel 1 destination address low	DMA1DAL		06h
	DMA channel 1 source address high	DMA1SAH		04h
	DMA channel 1 source address low	DMA1SAL		02h
	DMA channel 1 control	DMA1CTL		00h
DMA Channel 0	DMA channel 0 transfer size	DMA0SZ	0510h	0Ah
	DMA channel 0 destination address high	DMA0DAH		08h
	DMA channel 0 destination address low	DMA0DAL		06h
	DMA channel 0 source address high	DMA0SAH		04h
	DMA channel 0 source address low	DMA0SAL		02h
	DMA channel 0 control	DMA0CTL		00h



MODULE NAME	REGISTER DESCRIPTION	REGISTER	BASE ADDRESS	OFFSET
DMA	DMA interrupt vector	DMAIV	0500h	0Eh
	DMA module control 4	DMACTL4		08h
	DMA module control 3	DMACTL3		06h
	DMA module control 2	DMACTL2		04h
	DMA module control 1	DMACTL1		02h
	DMA module control 0	DMACTL0		00h
ADC12_A	Conversion memory 15	ADC12MEM15	0700h	3Eh
	Conversion memory 14	ADC12MEM14		3Ch
	Conversion memory 13	ADC12MEM13		3Ah
	Conversion memory 12	ADC12MEM12		38h
	Conversion memory 11	ADC12MEM11		36h
	Conversion memory 10	ADC12MEM10		34h
	Conversion memory 9	ADC12MEM9		32h
	Conversion memory 8	ADC12MEM8		30h
	Conversion memory 7	ADC12MEM7		2Eh
	Conversion memory 6	ADC12MEM6		2Ch
	Conversion memory 5	ADC12MEM5		2Ah
	Conversion memory 4	ADC12MEM4		28h
	Conversion memory 3	ADC12MEM3		26h
	Conversion memory 2	ADC12MEM2		24h
	Conversion memory 1	ADC12MEM1		22h
	Conversion memory 0	ADC12MEM0		20h
	ADC memory-control register 15	ADC12MCTL15		1Fh
	ADC memory-control register 14	ADC12MCTL14		1Eh
	ADC memory-control register 13	ADC12MCTL13		1Dh
	ADC memory-control register 12	ADC12MCTL12		1Ch
	ADC memory-control register 11	ADC12MCTL11		1Bh
	ADC memory-control register 10	ADC12MCTL10		1Ah
	ADC memory-control register 9	ADC12MCTL9		19h
	ADC memory-control register 8	ADC12MCTL8		18h
	ADC memory-control register 7	ADC12MCTL7		17h
	ADC memory-control register 6	ADC12MCTL6		16h
	ADC memory-control register 5	ADC12MCTL5		15h
	ADC memory-control register 4	ADC12MCTL4		14h
	ADC memory-control register 3	ADC12MCTL3		13h
	ADC memory-control register 2	ADC12MCTL2		12h
	ADC memory-control register 1	ADC12MCTL1		11h
	ADC memory-control register 0	ADC12MCTL0		10h
	Interrupt-vector-word register	ADC12IV		0Eh
	Interrupt-enable register	ADC12IE		0Ch
	Interrupt-enable register	ADC12IFG		0Ah
	Control register 2	ADC12CTL2		04h
	Control register 1	ADC12CTL1		04H
	Control register 0	ADC12CTL0		00h
	Control register o	ADOIZOILO		0011



MODULE NAME	REGISTER DESCRIPTION	REGISTER	BASE ADDRESS	OFFSET
USCI0	USCI interrupt vector word	UCB0IV	05C0h	3Eh
	USCI interrupt flags	UCB0IFG		3Dh
	USCI interrupt enable	UCB0IE		3Ch
	USCI I2C slave address	UCB0I2CSA		32h
	USCI I2C own address	UCB0I2COA		30h
	USCI synchronous transmit buffer	UCB0TXBUF		2Eh
	USCI synchronous receive buffer	UCB0RXBUF		2Ch
	USCI synchronous status	UCB0STAT		2Ah
	USCI I2C interrupt enable	UCB0I2CIE		28h
	USCI synchronous bit rate 1	UCB0BR1		27h
	USCI synchronous bit rate 0	UCB0BR0		26h
	USCI synchronous control 1	UCB0CTL1		21h
	USCI synchronous control 0	UCB0CTL0		20h
	USCI interrupt vector word	UCA0IV		1Eh
	USCI interrupt flags	UCA0IFG		1Dh
	USCI interrupt enable	UCA0IE		1Ch
	USCI IrDA receive control	UCA0IRRCTL		13h
	USCI IrDA transmit control	UCA0IRTCTL		12h
	USCI LIN control	UCA0ABCTL		10h
	USCI transmit buffer	UCA0TXBUF		0Eh
	USCI receive buffer	UCA0RXBUF		0Ch
	USCI status	UCA0STAT		0Ah
	USCI modulation control	UCA0MCTL		08h
	USCI baud rate 1	UCA0BR1		07h
	USCI baud rate 0	UCA0BR0		06h
	USCI control 1	UCA0CTL0		01h
	USCI control 0	UCA0CTL1		00h



MODULE NAME	REGISTER DESCRIPTION	REGISTER	BASE ADDRESS	OFFSET
USCI1	USCI interrupt vector word	UCB1IV	0600h	3Eh
	USCI interrupt flags	UCB1IFG		3Dh
	USCI interrupt enable	UCB1IE		3Ch
	USCI I2C slave address	UCB1I2CSA		32h
	USCI I2C own address	UCB1I2COA		30h
	USCI synchronous transmit buffer	UCB1TXBUF		2Eh
	USCI synchronous receive buffer	UCB1RXBUF		2Ch
	USCI synchronous status	UCB1STAT		2Ah
	USCI I2C interrupt enable	UCB1I2CIE		28h
	USCI synchronous bit rate 1	UCB1BR1		27h
	USCI synchronous bit rate 0	UCB1BR0		26h
	USCI synchronous control 1	UCB1CTL1		21h
	USCI synchronous control 0	UCB1CTL0		20h
	USCI interrupt vector word	UCA1IV		1Eh
	USCI interrupt flags	UCA1IFG		1Dh
	USCI interrupt enable	UCA1IE		1Ch
	USCI IrDA receive control	UCA1IRRCTL		13h
	USCI IrDA transmit control	UCA1IRTCTL		12h
	USCI LIN control	UCA1ABCTL		10h
	USCI transmit buffer	UCA1TXBUF		0Eh
	USCI receive buffer	UCA1RXBUF		0Ch
	USCI status	UCA1STAT		0Ah
	USCI modulation control	UCA1MCTL		08h
	USCI baud rate 1	UCA1BR1		07h
	USCI baud rate 0	UCA1BR0		06h
	USCI control 1	UCA1CTL0		01h
	USCI control 0	UCA1CTL1		00h



MODULE NAME	REGISTER DESCRIPTION	REGISTER	BASE ADDRESS	OFFSET
USCI2	USCI interrupt vector word	UCB2IV	0640h	3Eh
	USCI interrupt flags	UCB3IFG		3Dh
	USCI interrupt enable	UCB2IE		3Ch
	USCI I2C slave address	UCB2I2CSA		32h
	USCI I2C own address	UCB2I2COA		30h
	USCI synchronous transmit buffer	UCB2TXBUF		2Eh
	USCI synchronous receive buffer	UCB2RXBUF		2Ch
	USCI synchronous status	UCB2STAT		2Ah
	USCI I2C interrupt enable	UCB2I2CIE		28h
	USCI synchronous bit rate 1	UCB2BR1		27h
	USCI synchronous bit rate 0	UCB2BR0		26h
	USCI synchronous control 1	UCB2CTL1		21h
	USCI synchronous control 0	UCB2CTL0		20h
	USCI interrupt vector word	UCA2IV		1Eh
	USCI interrupt flags	UCA2IFG		1Dh
	USCI interrupt enable	UCA2IE		1Ch
	USCI IrDA receive control	UCA2IRRCTL		13h
	USCI IrDA transmit control	UCA2IRTCTL		12h
	USCI LIN control	UCA2ABCTL		10h
	USCI transmit buffer	UCA2TXBUF		0Eh
	USCI receive buffer	UCA2RXBUF		0Ch
	USCI status	UCA2STAT		0Ah
	USCI modulation control	UCA2MCTL		08h
	USCI baud rate 1	UCA2BR1		07h
	USCI baud rate 0	UCA2BR0		06h
	USCI control 1	UCA2CTL0		01h
	USCI control 0	UCA2CTL1		00h



MODULE NAME	REGISTER DESCRIPTION	REGISTER	BASE ADDRESS	OFFSET
USCI3	USCI interrupt vector word	UCB3IV	0680h	3Eh
	USCI interrupt flags	UCB3IFG		3Dh
	USCI interrupt enable	UCB3IE		3Ch
	USCI I2C slave address	UCB3I2CSA		32h
	USCI I2C own address	UCB3I2COA		30h
	USCI synchronous transmit buffer	UCB3TXBUF		2Eh
	USCI synchronous receive buffer	UCB3RXBUF		2Ch
	USCI synchronous status	UCB3STAT		2Ah
	USCI I2C interrupt enable	UCB3I2CIE		28h
	USCI synchronous bit rate 1	UCB3BR1		27h
	USCI synchronous bit rate 0	UCB3BR0		26h
	USCI synchronous control 1	UCB3CTL1		21h
	USCI synchronous control 0	UCB3CTL0		20h
	USCI interrupt vector word	UCA3IV		1Eh
	USCI interrupt flags	UCA3IFG		1Dh
	USCI interrupt enable	UCA3IE		1Ch
	USCI IrDA receive control	UCA3IRRCTL		13h
	USCI IrDA transmit control	UCA3IRTCTL		12h
	USCI LIN control	UCA3ABCTL		10h
	USCI transmit buffer	UCA3TXBUF		0Eh
	USCI receive buffer	UCA3RXBUF		0Ch
	USCI status	UCA3STAT		0Ah
	USCI modulation control	UCA3MCTL		08h
	USCI baud rate 1	UCA3BR1		07h
	USCI baud rate 0	UCA3BR0		06h
	USCI control 1	UCA3CTL0		01h
	USCI control 0	UCA3CTL1		00h



MODULE NAME	REGISTER DESCRIPTION	REGISTER	BASE ADDRESS	OFFSET
RTC_A	RTC alarm days	RTCADAY	04A0h	1Bh
	RTC alarm day of week	RTCADOW		1Ah
	RTC alarm hours	RTCAHOUR		19h
	RTC alarm minutes	RTCAMIN		18h
	RTC year high	RTCYEARH		17h
	RTC year low	RTCYEARL		16h
	RTC month	RTCMON		15h
	RTC days	RTCDAY		14h
	RTC day of week/counter register 4	RTCDOW/RTCNT4		13h
	RTC hours/counter register 3	RTCHOUR/RTCNT3		12h
	RTC minutes/counter register 2	RTCMIN/RTCNT2		11h
	RTC seconds/counter register 1	RTCSEC/RTCNT1		10h
	RTC interrupt vector word	RTCIV		0Eh
	RTC prescaler 1	RTCPS1		0Dh
	RTC prescaler 0	RTCPS0		0Ch
	RTC prescaler 1 control	RTCPS1CTL		0Ah
	RTC prescaler 0 control	RTCPS0CTL		08h
	RTC control 3	RTCCTL3		03h
	RTC control 2	RTCCTL2		02h
	RTC control 1	RTCCTL1		01h
	RTC control 0	RTCCTL0		00h
Port P11	Port P11 selection	P11SEL	02A0h	0Ah
	Port P11 drive strength	P11DS		08h
	Port P11 pullup/pulldown enable	P11REN		06h
	Port P11 direction	P11DIR		04h
	Port P11 output	P11OUT		02h
	Port P11 input	P11IN		00h
Port P10	Port P10 selection	P10SEL	0280h	0Bh
	Port P10 drive strength	P10DS		09h
	Port P10 pullup/pulldown enable	P10REN		07h
	Port P10 direction	P10DIR		05h
	Port P10 output	P10OUT		03h
	Port P10 input	P10IN		01h
Port P9	Port P9 selection	P9SEL	0280h	0Ah
	Port P9 drive strength	P9DS		08h
	Port P9 pullup/pulldown enable	P9REN		06h
	Port P9 direction	P9DIR		04h
	Port P9 output	P9OUT		02h
	Port P9 input	P9IN		00h
Port P8	Port P8 selection	P8SEL	0260h	0Bh
	Port P8 drive strength	P8DS		09h
	Port P8 pullup/pulldown enable	P8REN		07h
	Port P8 direction	P8DIR		05h
	Port P8 output	P8OUT		03h
	Port P8 input	P8IN		01h



MODULE NAME	REGISTER DESCRIPTION	REGISTER	BASE ADDRESS	OFFSET
Port P7	Port P7 selection	P7SEL	0260h	0Ah
	Port P7 drive strength	P7DS		08h
	Port P7 pullup/pulldown enable	P7REN		06h
	Port P7 direction	P7DIR		04h
	Port P7 output	P7OUT		02h
	Port P7 input	P7IN		00h
Port P6	Port P6 selection	P6SEL	0240h	0Bh
	Port P6 drive strength	P6DS		09h
	Port P6 pullup/pulldown enable	P6REN		07h
	Port P6 direction	P6DIR		05h
	Port P6 output	P6OUT		03h
	Port P6 input	P6IN		01h
Port P5	Port P5 selection	P5SEL	0240h	0Ah
	Port P5 drive strength	P5DS		08h
	Port P5 pullup/pulldown enable	P5REN		06h
	Port P5 direction	P5DIR		04h
	Port P5 output	P5OUT		02h
	Port P5 input	P5IN		00h
Port P4	Port P4 selection	P4SEL	0220h	0Bh
	Port P4 drive strength	P4DS		09h
	Port P4 pullup/pulldown enable	P4REN		07h
	Port P4 direction	P4DIR		05h
	Port P4 output	P4OUT		03h
	Port P4 input	P4IN		01h
Port P3	Port P3 selection	P3SEL	0220h	0Ah
	Port P3 drive strength	P3DS		08h
	Port P3 pullup/pulldown enable	P3REN		06h
	Port P3 direction	P3DIR		04h
	Port P3 output	P3OUT		02h
	Port P3 input	P3IN		00h
Port P2	Port P2 interrupt flag	P2IFG	0200h	1Dh
	Port P2 interrupt enable	P2IE		1Bh
	Port P2 interrupt edge select	P2IES		19h
	Port P2 interrupt vector word	P2IV		1Eh
	Port P2 selection	P2SEL		0Bh
	Port P2 drive strength	P2DS		09h
	Port P2 pullup/pulldown enable	P2REN		07h
	Port P2 direction	P2DIR		05h
	Port P2 output	P2OUT		03h
	Port P2 input	P2IN		01h



MODULE NAME	REGISTER DESCRIPTION	REGISTER	BASE ADDRESS	OFFSET
Port P1	Port P1 interrupt flag	P1IFG	0200h	1Ch
	Port P1 interrupt enable	P1IE		1Ah
	Port P1 interrupt edge select	P1IES		18h
	Port P1 interrupt vector word	P1IV		0Eh
	Port P1 selection	P1SEL		0Ah
	Port P1 drive strength	P1DS		08h
	Port P1 pullup/pulldown enable	P1REN		06h
	Port P1 direction	P1DIR		04h
	Port P1 output	P1OUT		02h
	Port P1 input	P1IN		00h
Port PJ	Port PJ drive strength	PJDS	0320h	08h
	Port PJ pullup/pulldown enable	PJREN		06h
	Port PJ direction	PJDIR		04h
	Port PJ output	PJOUT		02h
	Port PJ input	PJIN		00h
SYS	Reset vector generator	SYSRSTIV	0180h	1Eh
	System NMI vector generator	SYSSNIV		1Ch
	User NMI vector generator	SYSUNIV		1Ah
	JTAG mailbox output 1	SYSJMBO1		0Eh
	JTAG mailbox output 0	SYSJMBO0		0Ch
	JTAG mailbox input 1	SYSJMBI1		0Ah
	JTAG mailbox input 0	SYSJMBI0		08h
	JTAG mailbox control	SYSJMBC		06h
	Bootstrap configuration area	SYSBSLC		02h
	System control	SYSCTL		00h
UCS	UCS control 8	UCSCTL8	0160h	10h
	UCS control 7	UCSCTL7		0Eh
	UCS control 6	UCSCTL6		0Ch
	UCS control 5	UCSCTL5		0Ah
	UCS control 4	UCSCTL4		08h
	UCS control 3	UCSCTL3		06h
	UCS control 2	UCSCTL2		04h
	UCS control 1	UCSCTL1		02h
	UCS control 0	UCSCTL0		00h
WDT_A	Watchdog timer control	WDTCTL	0150h	0Ch
RAM Control	RAM control 0	RCCTL0	0150h	08h
CRC16	CRC result	CRC16INIRES	0150h	04h
	CRC data input	CRC16DI	0.00	00h
Flash Control	Flash control 4	FCTL4	0140h	06h
	Flash control 3	FCTL3	013011	04h
	Flash control 1	FCTL1		00h
	riadii culliul i	I GILI		0011

www.ti.com



MODULE NAME	REGISTER DESCRIPTION	REGISTER	BASE ADDRESS	OFFSET
PMM	PMM interrupt enable	PMMIE	0120h	0Eh
	PMM interrupt flags	PMMIFG		0Ch
	SVS low side control	SVSMLCTL		06h
	SVS high side control	SVSMHCTL		04h
	PMM control 1	PMMCTL1		02h
	PMM control 0	PMMCTL0		00h
Special Functions	SFR reset pin control	SFRRPCR	0100h	04h
	SFR interrupt flag	SFRIFG1		02h
	SFR interrupt enable	SFRIE1		00h



Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

Voltage applied at V _{CC} to V _{SS}		-0.3 V to 4.1 V
Voltage applied to any pin (excluding V _{CORE}) ⁽²⁾	-0.3 V to V _{CC} + 0.3 V	
Diode current at any device pin	±2 mA	
	Unprogrammed device (3)	−55°C to 150°C
Storage temperature range, T _{stg}	Programmed device ⁽³⁾	-40°C to 105°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages referenced to V_{SS}. V_{CORE} is for internal device usage only. No external DC loading or voltage should be applied.

Recommended Operating Conditions

				MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage during program execution and flash programming	'F5438A, 'F5436A, 'F54' 'F5437A, 'F5435A, 'F54' (A versions only)		1.8		3.6	V
00	$(AV_{CC} = DV_{CC1/2/3/4} = DV_{CC})^{(1)}$	'F5438, 'F5436, 'F5419 'F5437, 'F5435, 'F5418		2.2		3.6	V
V _{SS}	Supply voltage (AV _{SS} = DV _{SS1/2/3/4} = DV _{SS})				0		V
T _A	Operating free-air temperature			-40		85	°C
CV _{CORE}	Capacitor at V _{CORE}				470		nF
CDV _{CC} /C V _{CORE}	Capacitor ratio of DV _{CC} to V _{CORE}		10				
OGINE		PMMCOREVx = 0, 1.8 V \leq V _{CC} \leq 3.6 V	'F5438A, 'F5436A, 'F5419A 'F5437A, 'F5435A, 'F5418A (A versions only)	0		8.0	
		PMMCOREVx = 1, 2.0 V ≤ V _{CC} ≤ 3.6 V	'F5438A, 'F5436A, 'F5419A 'F5437A, 'F5435A, 'F5418A (A versions only)	0		12.0	
f _{SYSTEM}	Processor frequency (maximum MCLK frequency) (2)(3) (see Figure 1)		'F5438, 'F5436, 'F5419 'F5437, 'F5435, 'F5418	0		18.0	MHz
		PMMCOREVx = 2, 2.2 V ≤ V _{CC} ≤ 3.6 V	'F5438A, 'F5436A, 'F5419A 'F5437A, 'F5435A, 'F5418A (A versions only)	0		20.0	
		PMMCOREVx = 3, 2.4 V ≤ V _{CC} ≤ 3.6 V	'F5438A, 'F5436A, 'F5419A 'F5437A, 'F5435A, 'F5418A (A versions only)	0		25.0	

⁽¹⁾ It is recommended to power AV_{CC} and DV_{CC} from the same source. A maximum difference of 0.3 V between AV_{CC} and DV_{CC} can be tolerated during power up and operation.

⁽³⁾ Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

⁽²⁾ The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.

⁽³⁾ Modules may have a different maximum input clock specification. Refer to the specification of the respective module in this data sheet.






Figure 1. Frequency vs Supply Voltage (Non-A Versions Only)




Figure 2. Frequency vs Supply Voltage (A Versions Only)



Electrical Characteristics

Active Mode Supply Current Into V_{CC} Excluding External Current

over recommended operating free-air temperature (unless otherwise noted) (1)(2)(3)

PARAMETER	TEST CONDITIONS		T _A	MIN TYP	MAX	UNIT
		$\begin{array}{l} \text{PMMCOREVx} = 0, \\ \text{V}_{\text{CC}} = 3 \text{ V} \\ \text{(A versions only)} \end{array}$		0.22		
	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$	$\begin{array}{l} \text{PMMCOREVx} = 1, \\ \text{V}_{\text{CC}} = 3 \text{ V} \\ \text{(A versions only)} \end{array}$		0.25		
I _{AM, 1MHz}	f _{ACLK} = 32768 Hz Program executes in flash, XTS = 0, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0	$\begin{array}{l} \text{PMMCOREVx} = 2, \\ \text{V}_{\text{CC}} = 3 \text{ V} \\ \text{(A versions only)} \end{array}$	-40°C to 85°C	0.28		mA
		$\begin{array}{l} \text{PMMCOREVx} = 3, \\ \text{V}_{\text{CC}} = 3 \text{ V} \\ \text{(A versions only)} \end{array}$		0.32		
		$\begin{array}{l} PMMCOREVx = 2, \\ V_{CC} = 3 \; V \end{array}$		0.37	0.45	
	$\begin{split} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 4 \text{ MHz}, \\ f_{ACLK} &= 32768 \text{ Hz} \\ \text{Program executes in flash,} \\ \text{XTS} &= 0, \text{ CPUOFF} = 0, \text{ SCG0} = 0, \text{ SCG1} = 0, \\ \text{OSCOFF} &= 0 \end{split}$	$\begin{array}{l} \text{PMMCOREVx} = 0, \\ \text{V}_{\text{CC}} = 3 \text{ V} \\ \text{(A versions only)} \end{array}$	-40°C to 85°C	0.70		
		PMMCOREVx = 1, V _{CC} = 3 V (A versions only)		0.80		
I _{AM, 4MHz}		PMMCOREVx = 2, V _{CC} = 3 V (A versions only)		0.90		mA
		PMMCOREVx = 3, V _{CC} = 3 V (A versions only)		1.01		
		PMMCOREVx = 2, V _{CC} = 3 V		1.27	1.47	
		PMMCOREVx = 0, V _{CC} = 3 V (A versions only)		1.32		
	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 8 \text{ MHz},$	PMMCOREVx = 1, V _{CC} = 3 V (A versions only)		1.55		
I _{AM, 8MHz}	f _{ACLK} = 32768 Hz Program executes in flash, XTS = 0, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0	PMMCOREVx = 2, V _{CC} = 3 V (A versions only)	-40°C to 85°C	1.75		mA
		PMMCOREVx = 3, V _{CC} = 3 V (A versions only)		1.97		
		PMMCOREVx = 2, V _{CC} = 3 V		2.50	2.84	

 ⁽¹⁾ All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.
 (2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance are chosen to closely match the required 9 pF.

Non-A versions characterized with program executing worst case JMP \$. A-versions characterized with program executing typical data processing.



Active Mode Supply Current Into V_{CC} Excluding External Current (continued)

over recommended operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T _A	MIN	TYP	MAX	UNIT
		PMMCOREVx = 1, V _{CC} = 3 V (A versions only)			3.00		
I _{AM, 16MHz}	f _{DCO} = f _{MCLK} = f _{SMCLK} = 16 MHz, f _{ACLK} = 32768 Hz Program executes in flash,	PMMCOREVx = 2, V _{CC} = 3 V (A versions only)	-40°C to 85°C		3.40		mA
, -	XTS = 0, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0	PMMCOREVx = 3, V _{CC} = 3 V (A versions only)			3.83		
		$\begin{array}{l} PMMCOREVx = 2, \\ V_{CC} = 3 \; V \end{array}$			5.00	5.56	
I _{AM, 25MHz} (A versions only)	$ \begin{aligned} &f_{DCO} = f_{MCLK} = f_{SMCLK} = 25 \text{ MHz}, \\ &f_{ACLK} = 32768 \text{ Hz} \\ &Program \text{ executes in flash,} \\ &XTS = 0, \text{ CPUOFF} = 0, \text{ SCG0} = 0, \text{ SCG1} = 0, \\ &OSCOFF = 0 \end{aligned} $	PMMCOREVx = 3, V _{CC} = 3 V (A versions only)	−40°C to 85°C		6.35		mA
		PMMCOREVx = 0, V _{CC} = 3 V (A versions only)			0.17		
I _{AM, 1MHz}	f _{DCO} = f _{MCLK} = f _{SMCLK} = 1 MHz, f _{ACLK} = 32768 Hz	PMMCOREVx = 1, V _{CC} = 3 V (A versions only)	40°C to 85°C		0.19		mA
	Program executes in RAM, XTS = 0, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0	PMMCOREVx = 2, V _{CC} = 3 V All versions			0.20	0.29	
		PMMCOREVx = 3, V _{CC} = 3 V (A versions only)			0.23		
	foce = fucivi = fovoivi = 4 MHz	PMMCOREVx = 0, V _{CC} = 3 V (A versions only)			0.49	49	
I _{AM, 4MHz}	$f_{DCO} = f_{MCLK} = f_{SMCLK} = 4 \text{ MHz},$ $f_{ACLK} = 32768 \text{ Hz}$ Program executes in RAM, XTS = 0, CPUOFF = 0, SCG0 = 0, SCG1 = 0,	PMMCOREVx = 1, V _{CC} = 3 V (A versions only)	-40°C to 85°C		0.56		mA
	OSCOFF = 0	PMMCOREVx = 2, V _{CC} = 3 V All versions			0.60	0.72	
	f _{DCO} = f _{MCLK} = f _{SMCLK} = 8 MHz,	PMMCOREVx = 0, V _{CC} = 3 V (A versions only)			0.95		
I _{AM, 8MHz}	f _{ACLK} = 32768 Hz Program executes in RAM, XTS = 0, CPUOFF = 0, SCG0 = 0, SCG1 = 0,	PMMCOREVx = 1, V _{CC} = 3 V (A versions only)	-40°C to 85°C		1.10		mA
	OSCOFF = 0	PMMCOREVx = 2, V _{CC} = 3 V All versions			1.12	1.27	
	f _{DCO} = f _{MCLK} = f _{SMCLK} = 16 MHz, f _{ACLK} = 32768 Hz	PMMCOREVx = 1, V _{CC} = 3 V (A versions only)	4000 : 0500		2.10		4
AM, 16MHz	Program executes in RAM, XTS = 0, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0	PMMCOREVx = 2, V _{CC} = 3 V All versions	40°C to 85°C		2.20	2.60	mA
I _{AM, 25MHz} (A versions only)	$\begin{split} &f_{DCO} = f_{MCLK} = f_{SMCLK} = 25 \text{ MHz}, \\ &f_{ACLK} = 32768 \text{ Hz} \\ &Program \text{ executes in RAM,} \\ &XTS = 0, \text{ CPUOFF} = 0, \text{ SCG0} = 0, \text{ SCG1} = 0, \\ &OSCOFF = 0 \end{split}$	PMMCOREVx = 3, V _{CC} = 3 V (A versions only)	-40°C to 85°C		4.44		mA



Low-Power Mode Supply Currents (Into V_{CC}) Excluding External Current

PAI	RAMETER	TEST CONDITION	NS	T _A	MIN	TYP	MAX	UNIT
		f _{MCLK} = 0 MHz,	V _{CC} = 2.2 V, PMMCOREVx = 0 (A versions only)			81		
I _{LPM0,1MHz}	Low-power mode 0 (LPM0) current ⁽³⁾	$ \begin{aligned} f_{SMCLK} &= f_{DCO} = 1 \text{ MHz}, \\ f_{ACLK} &= 32768 \text{ Hz}, \\ CPUOFF &= 1, SCG0 = 0, SCG1 = 0, \\ OSCOFF &= 0 \end{aligned} $	V _{CC} = 3 V, PMMCOREVx = 3 (A versions only)	–40°C to 85°C		91		μΑ
		000011 = 0	$V_{CC} = 3 \text{ V},$ PMMCOREVx = 2			86	98	
I _{LPM2}	Low-power mode 2 (LPM2)	$f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$ $f_{DCO} = 1 \text{ MHz},$ $f_{ACLK} = 32768 \text{ Hz},$	V _{CC} = 2.2 V, PMMCOREVx = 0 (A versions only)	–40°C to 85°C		7.2		μΑ
current (4)	CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0, XTS = 0	$V_{CC} = 3 \text{ V},$ PMMCOREVx = 2	05 0		8.0	15.6		
				-40°C		1.4		
			$V_{CC} = 3 \text{ V},$	25°C		1.6		
			PMMCOREVx = 0 (A versions only)	55°C		2.6		
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$ $f_{ACLK} = 32768 \text{ Hz},$		85°C		4.6		
				-40°C		1.5		
			V _{CC} = 3 V, PMMCOREVx = 1 (A versions only)	25°C		1.8		
				55°C		2.9		
				85°C		5.1		
	Low power	OSOCOFF = 0, CPUOFF = 1,	V _{CC} = 3 V, PMMCOREVx = 2 (A versions only)	-40°C		1.7		
	Low-power mode 3 (LPM3)	SCG0 = 1, SCG1 = 1,		25°C		2.0		^
I _{LPM3,XT1LF}	current, XT1 LF mode ⁽⁴⁾	XTS = 0, XT1DRIVEx = 0,		55°C		3.3		μΑ
	XII LF mode	SELAx = 0, SVM _H , SVS _H off,	, , , ,	85°C		5.8		1
		SVM _L , SVS _L off,		-40°C		1.9		
		RAM retention enabled	$V_{CC} = 3 \text{ V},$ PMMCOREVx = 3	25°C		2.3		
			(A versions only)	55°C		3.7		
				85°C		6.5		
				-40°C		2.3		
			V _{CC} = 3 V, PMMCOREVx = 2	25°C		2.6	3.37	
				55°C		4.5		
				85°C		7.9	15.6	

 ⁽¹⁾ All inputs are tied to 0 V or to V_{CC}. Outputs do not source or sink any current.
 (2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance are chosen to closely match the required 9 pF.

Current for brownout and WDT clocked by SMCLK included.

Current for brownout, WDT and RTC clocked by ACLK included.



Low-Power Mode Supply Currents (Into V_{CC}) Excluding External Current (continued)

PA	RAMETER	TEST CONDIT	IONS	T _A	MIN TYP	MAX	UNIT
				-40°C	1.0)	
			$V_{CC} = 3 \text{ V},$	25°C	1.1		
			PMMCOREVx = 0 (A versions only)	55°C	1.8	3	
			(, t vereiene emy)	85°C	3.2	2	
				-40°C	1.1		
			$V_{CC} = 3 V$,	25°C	1.3	3	
			PMMCOREVx = 1 (A versions only)	55°C	2.1		
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$	(, t vereiene emy)	85°C	3.7	,	
		$f_{ACLK} = VLO, OSOCOFF = 0,$		-40°C	1.3	3	
	Low-power mode 3 (LPM3)	CPUOFF = 1, SCG0 = 1, SCG1 = 1,	$V_{CC} = 3 \text{ V},$	25°C	1.5	5	
I _{LPM3,VLO}	current, `	SELAx = 1,	PMMCOREVx = 2 (A versions only)	55°C	2.5	5	μΑ
	VLO mode ⁽⁵⁾	SVM _H , SVS _H off, SVM _L , SVS _L off,	(**************************************	85°C	4.4	ļ	
		RAM retention enabled		-40°C	1.5	5	
			$V_{CC} = 3 \text{ V},$	25°C	1.7	7	
			PMMCOREVx = 3 (A versions only)	55°C	2.8	3	
			(**************************************	85°C	5.0)	
				-40°C	1.39)	
			V _{CC} = 3 V,	25°C	1.80	2.30	
			PMMCOREVx = 2	55°C	2.95	5	
				85°C	6.9	14.6	
				-40°C	0.0)	
			$V_{CC} = 3 \text{ V},$	25°C	1.0)	
			PMMCOREVx = 0 (A versions only)	55°C	1.7	,	
			,,	85°C	3.′		
				-40°C	1.0)	
			$V_{CC} = 3 \text{ V},$	25°C	1.2	2	
			PMMCOREVx = 1 (A versions only)	55°C	2.0)	
		$f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$,,	85°C	3.6	3	
		f _{ACLK} = 0 Hz, OSOCOFF = 1,		-40°C	1.2	2	
	Low-power	CPUOFF = 1,	$V_{CC} = 3 \text{ V},$	25°C	1.4	ļ	^
I _{LPM4}	mode 4 (LPM4) current ⁽⁶⁾	SCG0 = 1, SCG1 = 1,	PMMCOREVx = 2 (A versions only)	55°C	2.4	ļ	μΑ
		SVM _H , SVS _H off, SVM _L , SVS _L off,		85°C	4.3	3	
		RAM retention enabled		-40°C	1.4	ļ	
			$V_{CC} = 3 \text{ V},$ PMMCOREVx = 3	25°C	1.6	3	
			(A versions only)	55°C	2.7	7	-
			,	85°C	4.8	3	
				-40°C	1.26	3	
			$V_{CC} = 3 V$	25°C	1.69	2.2	
			$V_{CC} = 3 V$, PMMCOREVx = 2	55°C	3.6	3	
				85°C	6.8	3 14.5	

⁽⁵⁾ For this condition, the VLO must be selected as the source for ACLK, MCLK, and SMCLK otherwise additional current will be drawn due to the REFO oscillator. Current for brownout, WDT and RTC clocked by ACLK included.

⁽⁶⁾ Current for brownout included.







Low-Power Mode Supply Currents (Into V_{cc}) Excluding External Current (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			-40°C		0.1			
	1 1/00 = 3 //	V _{CC} = 3 V	25°C		0.1		^	
ILPM5		f _{ACLK} = 0 Hz, PMMREGOFF = 1	(A versions only)	55°C		0.2		μΑ
				85°C		0.5		

⁽⁷⁾ Internal regulator disabled. No data retention.

Schmitt-Trigger Inputs – General Purpose I/O

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
\/	Desitive gains input threshold voltage		1.8 V	0.80		1.40	V
V _{IT+}	Positive-going input threshold voltage		3 V	1.50		2.10	V
1/	Negative-going input threshold voltage		1.8 V	0.45		1.00	V
V _{IT} Ne			3 V	0.75		1.65	V
\/	Institution bustones in (Mary Mary		1.8 V	0.3		0.8	V
V_{hys}	Input voltage hysteresis (V _{IT+} – V _{IT-})		3 V	0.4		1.0	V
R _{Pull}	Pullup/pulldown resistor	For pullup: $V_{IN} = V_{SS}$ For pulldown: $V_{IN} = V_{CC}$		20	35	50	kΩ
C _I	Input capacitance	$V_{IN} = V_{SS}$ or V_{CC}			5		pF

Inputs - Ports P1 and P2(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER TEST CONDITIONS		V _{cc}	MIN	MAX	UNIT
t _{(int}	External interrupt timing ⁽²⁾	Port P1, P2: P1.x to P2.x, External trigger pulse width to set interrupt flag	2.2 V/3 V	20		ns

⁽¹⁾ Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.

Leakage Current - General Purpose I/O

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN MAX	UNIT
I _{lkg(Px.x)}	High-impedance leakage current	(1)(2)	1.8 V/3 V	±50	nA

The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.

⁽²⁾ An external signal sets the interrupt flag every time the minimum interrupt pulse width t_(int) is met. It may be set by trigger signals shorter than t_(int).

⁽²⁾ The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.



Outputs – General Purpose I/O (Full Drive Strength)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	MAX	UNIT
		$I_{(OHmax)} = -3 \text{ mA}^{(1)}$	1.8 V	V _{CC} - 0.25	V_{CC}	
V _{OH} High-level output voltage	$I_{(OHmax)} = -10 \text{ mA}^{(2)}$	1.0 V	V _{CC} - 0.60	V_{CC}	- V I	
	$I_{(OHmax)} = -5 \text{ mA}^{(1)}$	3 V	V _{CC} - 0.25	V_{CC}		
		$I_{(OHmax)} = -15 \text{ mA}^{(2)}$	3 V	V _{CC} - 0.60	V _{CC}	
		$I_{(OLmax)} = 3 \text{ mA}^{(1)}$	1.8 V	V _{SS}	$V_{SS} + 0.25$	V
.,	Low lovel output voltage	$I_{(OLmax)} = 10 \text{ mA}^{(2)}$	1.0 V	V _{SS}	$V_{SS} + 0.60$	
V _{OL}	Low-level output voltage	$I_{(OLmax)} = 5 \text{ mA}^{(1)}$	3 V	V _{SS}	V _{SS} + 0.25	
		I _(OLmax) = 15 mA ⁽²⁾	3 V	V _{SS}	V _{SS} + 0.60	

The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

Outputs - General Purpose I/O (Reduced Drive Strength)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	MAX	UNIT
		$I_{(OHmax)} = -1 \text{ mA}^{(2)}$	1.8 V	$V_{CC} - 0.25$	V _{CC}	
V _{OH} High-level output voltage	$I_{(OHmax)} = -3 \text{ mA}^{(3)}$	1.0 V	V _{CC} - 0.60	V _{CC}	- V I	
	$I_{(OHmax)} = -2 \text{ mA}^{(2)}$	3.0 V	V _{CC} - 0.25	V _{CC}		
		$I_{(OHmax)} = -6 \text{ mA}^{(3)}$	3.0 V	V _{CC} - 0.60	V _{CC}	
		I _(OLmax) = 1 mA ⁽²⁾	4.0.1/	V _{SS}	V _{SS} + 0.25	1 V I
\/		$I_{(OLmax)} = 3 \text{ mA}^{(3)}$	1.8 V	V _{SS}	V _{SS} + 0.60	
V _{OL}	Low-level output voltage	$I_{(OLmax)} = 2 \text{ mA}^{(2)}$	3.0 V	V _{SS}	V _{SS} + 0.25	
		I _(OLmax) = 6 mA ⁽³⁾	3.0 V	V _{SS}	V _{SS} + 0.60	

⁽¹⁾ Selecting reduced drive strength may reduce EMI.

Output Frequency – General Purpose I/O

	PARAMETER	TEST CONDIT	TIONS	MIN MA	X UNIT
Port output frequency		P1.6/SMCLK	$V_{CC} = 1.8 \text{ V}$ PMMCOREVx = 0		6 MHz
t _{Px.y} (with load)	(1)(2)	$V_{CC} = 3 V$ PMMCOREVx = 2	:	5	
	Clock output fraguency	P1.0/TA0CLK/ACLK P1.6/SMCLK	$V_{CC} = 1.8 \text{ V}$ PMMCOREVx = 0		6 MHz
f _{Port_CLK} Clock output frequency	P2.0/TA1CLK/MCLK $C_L = 20 \text{ pF}^{(2)}$	$V_{CC} = 3 V$ PMMCOREVx = 2	:	5	

⁽¹⁾ A resistive divider with 2 x R1 between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider. For full drive strength, R1 = 550 Ω . For reduced drive strength, R1 = 1.6 k Ω . C_L = 20 pF is connected to the output to V_{SS} .

⁽²⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±100 mA to hold the maximum voltage drop specified.

⁽²⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified

⁽³⁾ The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined, should not exceed ±100 mA to hold the maximum voltage drop specified.

⁽²⁾ The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.

TYPICAL LOW-LEVEL OUTPUT CURRENT




Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

0.0


0.0

0.5



T_A = 85°C T_A = 85°C T_A = 1.0 V_{CC} = 1.8 V T_A = 25°C T_A = 25°C T_A = 25°C

TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE


1.0

Vol - Low-Level Output Voltage - V

Figure 4.

1.5


2.0






Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)




TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE



TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE



TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE





Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		$ \begin{aligned} f_{OSC} &= 32768 \text{ Hz, } XTS = 0, \\ XT1BYPASS &= 0, XT1DRIVEx = 1, \\ T_A &= 25^{\circ}C \end{aligned} $			0.075		
$\Delta I_{DVCC.LF}$	Differential XT1 oscillator crystal current consumption from lowest drive setting, LF mode	$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz, XTS} = 0,\\ &\text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 2,\\ &T_A = 25^{\circ}\text{C} \end{aligned} $	3.0 V		0.170		μΑ
		$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz, XTS} = 0, \\ &\text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 3, \\ &T_A = 25^{\circ}\text{C} \end{aligned} $			0.290		
f _{XT1,LF0}	XT1 oscillator crystal frequency, LF mode	XTS = 0, XT1BYPASS = 0			32768		Hz
f _{XT1,LF,SW}	XT1 oscillator logic-level square-wave input frequency, LF mode	XTS = 0, XT1BYPASS = 1 ⁽²⁾⁽³⁾		10	32.768	50	kHz
OALF	Oscillation allowance for	$\begin{split} &XTS = 0,\\ &XT1BYPASS = 0, XT1DRIVEx = 0,\\ &f_{XT1,LF} = 32768Hz, C_{L,eff} = 6pF \end{split}$	T1BYPASS = 0, XT1DRIVEx = 0, _{T1,LF} = 32768 Hz, C _{L,eff} = 6 pF	210		kΩ	
OALF	LF crystals ⁽⁴⁾	$\begin{split} &XTS = 0,\\ &XT1BYPASS = 0, XT1DRIVEx = 1,\\ &f_{XT1,LF} = 32768\;Hz, C_{L,eff} = 12\;pF \end{split}$			300		K12
		$XTS = 0$, $XCAPx = 0^{(6)}$			2		
C	Integrated effective load	XTS = 0, $XCAPx = 1$			5.5		pF
$C_{L,eff}$	capacitance, LF mode ⁽⁵⁾	XTS = 0, $XCAPx = 2$			8.5		рг
		XTS = 0, $XCAPx = 3$			12.0		
Duty cycle	LF mode	$XTS = 0$, Measured at ACLK, $f_{XT1,LF} = 32768$ Hz		30		70	%
f _{Fault,LF}	Oscillator fault frequency, LF mode ⁽⁷⁾	$XTS = 0^{(8)}$		10		10000	Hz
	Startus time I E mode	$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz, } XTS = 0, \\ &XT1BYPASS = 0, XT1DRIVEx = 0, \\ &T_A = 25^{\circ}C, \\ &C_{L,eff} = 12 \text{ pF} \end{aligned} $	3.0 V		1000		mc
t _{START,LF}	Startup time, LF mode	$ \begin{aligned} &f_{OSC} = 32768 \text{ Hz, XTS} = 0, \\ &\text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 3, \\ &T_A = 25^{\circ}\text{C,} \\ &C_{L,\text{eff}} = 12 \text{ pF} \end{aligned} $	3.0 V	500			- ms

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - a. Keep the trace between the device and the crystal as short as possible.
 - b. Design a good ground plane around the oscillator pins.
 - c. Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - d. Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - e. Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - f. If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
- (2) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals. The oscillation allowance is a function of the XT1DRIVEx settings and the effective load. In general, comparable oscillator allowance can be achieved based on the following guidelines, but should be evaluated based on the actual crystal selected for the application:
 - a. For XT1DRIVEx = 0, $C_{L,eff} \le 6$ pF.
 - b. For XT1DRIVEx = 1, 6 pF \leq C_{L,eff} \leq 9 pF.
 - c. For XT1DRIVEx = 2, 6 pF \leq C_{L,eff} \leq 10 pF.
 - d. For XT1DRIVEx = 3, $C_{L,eff} \ge 6 \text{ pF}$.
- (5) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (6) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.



Crystal Oscillator, XT1, High-Frequency Mode⁽¹⁾

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		$ \begin{aligned} &f_{OSC} = 4 \text{ MHz}, \\ &XTS = 1, XOSCOFF = 0, \\ &XT1BYPASS = 0, XT1DRIVEx = 0, \\ &T_A = 25^{\circ}C \end{aligned} $			200		
	XT1 oscillator crystal current HF mode	$ \begin{aligned} &f_{OSC} = 12 \text{ MHz}, \\ &XTS = 1, \text{ XOSCOFF} = 0, \\ &XT1BYPASS = 0, \text{ XT1DRIVEx} = 1, \\ &T_A = 25^{\circ}\text{C} \end{aligned} $	3.0 V		260		^
I _{DVCC.HF}		$\begin{aligned} &f_{OSC}=20 \text{ MHz},\\ &XTS=1, XOSCOFF=0,\\ &XT1BYPASS=0, XT1DRIVEx=2,\\ &T_A=25^{\circ}C \end{aligned}$	3.0 V		325		μА
		$\begin{split} &f_{OSC} = 32 \text{ MHz}, \\ &XTS = 1, \text{ XOSCOFF} = 0, \\ &XT1BYPASS = 0, \text{ XT1DRIVEx} = 3, \\ &T_A = 25^{\circ}\text{C} \end{split}$			450		
f _{XT1,HF0}	XT1 oscillator crystal frequency, HF mode 0	XTS = 1, XT1BYPASS = 0, $XT1DRIVEx = 0$ ⁽²⁾		4		8	MHz
f _{XT1,HF1}	XT1 oscillator crystal frequency, HF mode 1	XTS = 1, XT1BYPASS = 0, XT1DRIVEx = 1 ⁽²⁾		8		16	MHz
f _{XT1,HF2}	XT1 oscillator crystal frequency, HF mode 2	XTS = 1, $XT1BYPASS = 0$, $XT1DRIVEx = 2^{(2)}$		16		24	MHz
f _{XT1,HF3}	XT1 oscillator crystal frequency, HF mode 3	XTS = 1, XT1BYPASS = 0, XT1DRIVEx = 3 ⁽²⁾		24		32	MHz
f _{XT1,HF,SW}	XT1 oscillator logic-level square-wave input frequency, HF mode	XTS = 1, XT1BYPASS = 1 ⁽³⁾⁽²⁾		4		32	MHz
		$ \begin{aligned} &XTS = 1, \\ &XT1BYPASS = 0, XT1DRIVEx = 0, \\ &f_{XT1,HF} = 6 MHz, C_{L,eff} = 15 pF \end{aligned} $			450		
OA _{HF}	Oscillation allowance for	$\begin{split} XTS &= 1, \\ XT1BYPASS &= 0, XT1DRIVEx = 1, \\ f_{XT1,HF} &= 12 \text{ MHz}, C_{L,eff} = 15 \text{ pF} \end{split}$			320		Ω
OAHL	HF crystals ⁽⁴⁾	$\begin{split} XTS &= 1, \\ XT1BYPASS &= 0, XT1DRIVEx = 2, \\ f_{XT1,HF} &= 20 \text{ MHz}, C_{L,eff} = 15 \text{ pF} \end{split}$			200		12
		$\begin{split} &\text{XTS} = 1, \\ &\text{XT1BYPASS} = 0, \text{XT1DRIVEx} = 3, \\ &\text{f}_{\text{XT1,HF}} = 32 \text{ MHz}, \text{C}_{\text{L,eff}} = 15 \text{ pF} \end{split}$			200		
t _{START,} HF	Startup time, HF mode	$\begin{aligned} f_{OSC} &= 6 \text{ MHz, XTS} = 1, \\ \text{XT1BYPASS} &= 0, \text{XT1DRIVEx} = 0, \\ T_{A} &= 25^{\circ}\text{C}, \\ C_{L,\text{eff}} &= 15 \text{ pF} \end{aligned}$	3.0 V		0.5		ms
		Startup time, HF mode $f_{OSC} = 20 \text{ MHz}, \text{ XTS} =$		3.0 v		0.3	

- (1) To improve EMI on the XT1 oscillator the following guidelines should be observed.
 - a. Keep the traces between the device and the crystal as short as possible.
 - b. Design a good ground plane around the oscillator pins.
 - c. Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - d. Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - e. Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - f. If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
- (2) Maximum frequency of operation of the entire device cannot be exceeded.
- (3) When XT1BYPASS is set, XT1 circuits are automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet.
- (4) Oscillation allowance is based on a safety factor of 5 for recommended crystals.



Crystal Oscillator, XT1, High-Frequency Mode (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
$C_{L,eff}$	Integrated effective load capacitance, HF mode (5)(6)	XTS = 1			1		pF
Duty cycle	HF mode	XTS = 1, Measured at ACLK, $f_{XT1,HF2} = 20 \text{ MHz}$		40	50	60	%
f _{Fault,HF}	Oscillator fault frequency, HF mode ⁽⁷⁾	XTS = 1 ⁽⁸⁾		30		300	kHz

- (5) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (6) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.

Crystal Oscillator, XT2

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	UNIT
	XT2 oscillator crystal current consumption	$ \begin{aligned} &f_{OSC} = 4 \text{ MHz}, \text{ XT2OFF} = 0, \\ &\text{XT2BYPASS} = 0, \text{ XT2DRIVEx} = 0, \\ &T_A = 25^{\circ}\text{C} \end{aligned} $			200	
І _{русс.хт2}		$ \begin{aligned} &f_{OSC} = 12 \text{ MHz, } \text{XT2OFF} = 0, \\ &\text{XT2BYPASS} = 0, \text{XT2DRIVEx} = 1, \\ &T_{A} = 25^{\circ}\text{C} \end{aligned} $	- 3.0 V		260	μΑ
		$ \begin{aligned} &f_{OSC} = 20 \text{ MHz, } \text{XT2OFF} = 0, \\ &\text{XT2BYPASS} = 0, \text{XT2DRIVEx} = 2, \\ &T_{A} = 25^{\circ}\text{C} \end{aligned} $		325		
		$ \begin{aligned} &f_{OSC} = 32 \text{ MHz, } \text{XT2OFF} = 0, \\ &\text{XT2BYPASS} = 0, \text{XT2DRIVEx} = 3, \\ &T_{A} = 25^{\circ}\text{C} \end{aligned} $			450	
f _{XT2,HF0}	XT2 oscillator crystal frequency, mode 0	XT2DRIVEx = 0, XT2BYPASS = 0 ⁽³⁾		4	8	MHz
f _{XT2,HF1}	XT2 oscillator crystal frequency, mode 1	XT2DRIVEx = 1, XT2BYPASS = 0 ⁽³⁾		8	16	MHz
f _{XT2,HF2}	XT2 oscillator crystal frequency, mode 2	XT2DRIVEx = 2, XT2BYPASS = 0 ⁽³⁾		16	24	MHz
f _{XT2,HF3}	XT2 oscillator crystal frequency, mode 3	XT2DRIVEx = 3, XT2BYPASS = 0 ⁽³⁾		24	32	MHz
f _{XT2,HF,SW}	XT2 oscillator logic-level square-wave input frequency	XT2BYPASS = 1 ⁽⁴⁾⁽³⁾		4	32	MHz

- (1) Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
- (2) To improve EMI on the XT2 oscillator the following guidelines should be observed.
 - a. Keep the traces between the device and the crystal as short as possible.
 - b. Design a good ground plane around the oscillator pins.
 - c. Prevent crosstalk from other clock or data lines into oscillator pins XT2IN and XT2OUT.
 - d. Avoid running PCB traces underneath or adjacent to the XT2IN and XT2OUT pins.
 - e. Use assembly materials and praxis to avoid any parasitic load on the oscillator XT2IN and XT2OUT pins.
 - f. If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
- (3) Maximum frequency of operation of the entire device cannot be exceeded.
- (4) When XT2BYPASS is set, the XT2 circuit is automatically powered down. Input signal is a digital square wave with parametrics defined in the Schmitt-trigger Inputs section of this datasheet.



Crystal Oscillator, XT2 (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		$XT2DRIVEx = 0$, $XT2BYPASS = 0$, $f_{XT2,HF0} = 6$ MHz, $C_{L,eff} = 15$ pF			450		
OA _{HF}	Oscillation allowance for HF crystals ⁽⁵⁾	$\begin{aligned} & \text{XT2DRIVEx} = 1, \text{XT2BYPASS} = 0, \\ & \text{f}_{\text{XT2,HF1}} = 12 \text{MHz}, \text{C}_{\text{L,eff}} = 15 \text{pF} \end{aligned}$			320		Ω
OAHF		$\begin{aligned} &\text{XT2DRIVEx} = 2, \text{XT2BYPASS} = 0, \\ &\text{f}_{\text{XT2,HF2}} = 20 \text{MHz}, \text{C}_{\text{L,eff}} = 15 \text{pF} \end{aligned}$			200		77
		$XT2DRIVEx = 3$, $XT2BYPASS = 0$, $f_{XT2,HF3} = 32$ MHz, $C_{L,eff} = 15$ pF			200		
	Startup time	$ \begin{aligned} &f_{OSC} = 6 \text{ MHz} \\ &XT2BYPASS = 0, XT2DRIVEx = 0, \\ &T_A = 25^{\circ}C, \\ &C_{L,eff} = 15 \text{ pF} \end{aligned} $	3.0 V		0.5		-
t _{START,HF}		$\begin{aligned} &f_{OSC} = 20 \text{ MHz} \\ &\text{XT2BYPASS} = 0, \text{XT2DRIVEx} = 3, \\ &T_A = 25^{\circ}\text{C}, \\ &C_{L,\text{eff}} = 15 \text{ pF} \end{aligned}$	3.0 V		0.3		ms
$C_{L,eff}$	Integrated effective load capacitance, HF mode (6)(1)				1		pF
Duty cycle		Measured at ACLK, f _{XT2,HF2} = 20 MHz		40	50	60	%
f _{Fault,HF}	Oscillator fault frequency ⁽⁷⁾	XT2BYPASS = 1 (8)		30		300	kHz

- (5) Oscillation allowance is based on a safety factor of 5 for recommended crystals.
- (6) Includes parasitic bond and package capacitance (approximately 2 pF per pin). Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (7) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (8) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{VLO}	VLO frequency	Measured at ACLK	1.8 V to 3.6 V	6	9.4	14	kHz
df _{VLO} /d _T	VLO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.5		%/°C
df_{VLO}/dV_{CC}	VLO frequency supply voltage drift	Measured at ACLK ⁽²⁾	1.8 V to 3.6 V		4		%/V
	Duty cycle	Measured at ACLK	1.8 V to 3.6 V	40	50	60	%

- (1) Calculated using the box method: (MAX(-40 to 85°C) MIN(-40 to 85°C)) / MIN(-40 to 85°C) / (85°C (-40°C))
- (2) Calculated using the box method: (MAX(1.8 to 3.6 V) MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V 1.8 V)

Internal Reference, Low-Frequency Oscillator (REFO)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
I _{REFO}	REFO oscillator current consumption	T _A = 25°C	1.8 V to 3.6 V		3		μΑ
f _{REFO}	REFO frequency calibrated	Measured at ACLK	1.8 V to 3.6 V	3	2768		Hz
	REFO absolute tolerance calibrated	Full temperature range	1.8 V to 3.6 V			±3.5	%
	- REFO absolute tolerance calibrated	T _A = 25°C	3 V			±1.5	%
df _{REFO} /d _T	REFO frequency temperature drift	Measured at ACLK ⁽¹⁾	1.8 V to 3.6 V		0.01		%/°C
df _{REFO} /dV _{CC}	REFO frequency supply voltage drift	Measured at ACLK (2)	1.8 V to 3.6 V		1.0		%/V
Duty cycle		Measured at ACLK	1.8 V to 3.6 V	40	50	60	%
t _{START}	REFO startup time	40%/60% duty cycle	1.8 V to 3.6 V		25		μs

- (1) Calculated using the box method: (MAX(-40 to 85°C) MIN(-40 to 85°C)) / MIN(-40 to 85°C) / (85°C (-40°C))
- (2) Calculated using the box method: (MAX(1.8 to 3.6 V) MIN(1.8 to 3.6 V)) / MIN(1.8 to 3.6 V) / (3.6 V 1.8 V)



DCO Frequency

	PARAMETER	TEST CONDITIONS	MIN	TYP M	X UN	1IT
f _{DCO(0,0)}	DCO frequency (0, 0)	DCORSELx = 0, $DCOx = 0$, $MODx = 0$	0.07	0.	20 MH	Hz
f _{DCO(0,31)}	DCO frequency (0, 31)	DCORSELx = 0, DCOx = 31, MODx = 0	0.70	1.	70 MH	Hz
f _{DCO(1,0)}	DCO frequency (1, 0)	DCORSELx = 1, DCOx = 0, MODx = 0	0.15	0.	36 MH	Hz
f _{DCO(1,31)}	DCO frequency (1, 31)	DCORSELx = 1, DCOx = 31, MODx = 0	1.47	3.	45 MF	Hz
f _{DCO(2,0)}	DCO frequency (2, 0)	DCORSELx = 2, $DCOx = 0$, $MODx = 0$	0.32	0.	75 MH	Hz
f _{DCO(2,31)}	DCO frequency (2, 31)	DCORSELx = 2, DCOx = 31, MODx = 0	3.17	7.	38 MF	Hz
f _{DCO(3,0)}	DCO frequency (3, 0)	DCORSELx = 3, DCOx = 0, MODx = 0	0.64	1.	51 MH	Hz
f _{DCO(3,31)}	DCO frequency (3, 31)	DCORSELx = 3, DCOx = 31, MODx = 0	6.07	14	.0 MH	Hz
f _{DCO(4,0)}	DCO frequency (4, 0)	DCORSELx = 4, DCOx = 0, MODx = 0	1.3	3	3.2 MH	Hz
f _{DCO(4,31)}	DCO frequency (4, 31)	DCORSELx = 4, DCOx = 31, MODx = 0	12.3	28	3.2 MH	Hz
f _{DCO(5,0)}	DCO frequency (5, 0)	DCORSELx = 5, $DCOx = 0$, $MODx = 0$	2.5	6	6.0 MH	Hz
f _{DCO(5,31)}	DCO frequency (5, 31)	DCORSELx = 5, DCOx = 31, MODx = 0	23.7	54	.1 MH	Hz
f _{DCO(6,0)}	DCO frequency (6, 0)	DCORSELx = 6, DCOx = 0, MODx = 0	4.6	10	.7 MH	Hz
f _{DCO(6,31)}	DCO frequency (6, 31)	DCORSELx = 6, DCOx = 31, MODx = 0	39.0	88	8.0 MF	Hz
f _{DCO(7,0)}	DCO frequency (7, 0)	DCORSELx = 7, $DCOx = 0$, $MODx = 0$	8.5	19	0.6 MH	Hz
f _{DCO(7,31)}	DCO frequency (7, 31)	DCORSELx = 7, DCOx = 31, MODx = 0	60	1	35 MH	Hz
S _{DCORSEL}	Frequency step between range DCORSEL and DCORSEL + 1	$S_{RSEL} = f_{DCO(DCORSEL+1,DCO)}/f_{DCO(DCORSEL,DCO)}$	1.2	2	2.3 rat	tio
S _{DCO}	Frequency step between tap DCO and DCO + 1	$S_{DCO} = f_{DCO(DCORSEL,DCO+1)}/f_{DCO(DCORSEL,DCO)}$	1.02	1.	12 rat	tio
Duty cycle		Measured at SMCLK	40	50	60 %	6
df _{DCO} /dT	DCO frequency temperature drift	f _{DCO} = 1 MHz,		0.1	%/	°C
df _{DCO} /dV _{CC}	DCO frequency voltage drift	f _{DCO} = 1 MHz		1.9	%/	/V




Figure 11. Typical DCO frequency



PMM, Brown-Out Reset (BOR)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V(DV _{CC} _BOR_IT-)	BOR _H on voltage, DV _{CC} falling level	$\mid dDV_{CC}/d_t \mid < 3 \text{ V/s}$			1.55	V
V(DV _{CC} _BOR_IT+)	BOR _H off voltage, DV _{CC} rising level	$\mid dDV_{CC}/d_t \mid < 3 \text{ V/s}$	0.80	1.30	1.65	V
V(DV _{CC} _BOR_hys)	BOR _H hysteresis		100		250	mV
V(V _{CORE} _BOR_IT-)	BOR _L on voltage, V _{CORE} falling level	DV _{CC} = 1.8 V to 3.6 V	0.69		0.83	V
V(V _{CORE} BOR_IT+)	BOR _L off voltage, V _{CORE} rising level	DV _{CC} = 1.8 V to 3.6 V	0.83		1.05	V
V(V _{CORE} _BOR_hys)	BOR _L hysteresis		70		200	mV
t _{RESET}	Pulse length required at RST/NMI pin to accept a reset		2			μs

PMM, Core Voltage

PA	ARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CORE3} (AM)	Core voltage, active mode, PMMCOREV = 3	$2.4 \text{ V} \le \text{DV}_{\text{CC}} \le 3.6 \text{ V}, 0 \text{ mA} \le \text{I}(\text{V}_{\text{CORE}}) \le 25 \text{ mA}$	1.80	1.90	2.01	٧
V _{CORE2} (AM)	Core voltage, active mode, PMMCOREV = 2	$2.2 \text{ V} \le \text{DV}_{\text{CC}} \le 3.6 \text{ V}, 0 \text{ mA} \le \text{I}(\text{V}_{\text{CORE}}) \le 21 \text{ mA}$	1.60	1.81	1.89	٧
V _{CORE1} (AM)	Core voltage, active mode, PMMCOREV = 1	$2.0 \text{ V} \leq \text{DV}_{\text{CC}} \leq 3.6 \text{ V}, 0 \text{ mA} \leq \text{I}(\text{V}_{\text{CORE}}) \leq 17 \text{ mA}$ (A versions only)	1.40	1.61	1.82	٧
V _{CORE0} (AM)	Core voltage, active mode, PMMCOREV = 0	1.8 V \leq DV _{CC} \leq 3.6 V, 0 mA \leq I(V _{CORE}) \leq 13 mA (A versions only)	1.20	1.41	1.56	٧
V _{CORE3} (LPM)	Core voltage, low-current mode, PMMCOREV = 3	2.4 V ≤ DV _{CC} ≤ 3.6 V, 0 μA ≤ $I(V_{CORE})$ ≤ 30 μA	1.86	1.98	2.10	٧
V _{CORE2} (LPM)	Core voltage, low-current mode, PMMCOREV = 2	2.2 V ≤ DV _{CC} ≤ 3.6 V, 0 μA ≤ I(V _{CORE}) ≤ 30 μA	1.68	1.89	1.98	٧
V _{CORE1} (LPM)	Core voltage, low-current mode, PMMCOREV = 1	$2.0 \text{ V} \le \text{DV}_{\text{CC}} \le 3.6 \text{ V}, 0 \text{ μA} \le \text{I}(\text{V}_{\text{CORE}}) \le 30 \text{ μA}$ (A versions only)	1.46	1.69	1.90	٧
V _{CORE0} (LPM)	Core voltage, low-current mode, PMMCOREV = 0	1.8 V \leq DV _{CC} \leq 3.6 V, 0 μ A \leq I(V _{CORE}) \leq 30 μ A (A versions only)	1.26	1.47	1.70	٧
DODD(DO AM)	Power-supply rejection	$DV_{CC} = 2.2 \text{ V/3.6 V}, I(V_{CORE}) = 0 \text{ mA},$ PMMCOREV = 2		60		j
PSRR(DC,AM)	ratio, active mode	DV _{CC} = 2.2 V/3.6 V, I(V _{CORE}) = 21 mA, PMMCOREV = 2		60		dB
DODD(DO DM)	Power-supply rejection	$DV_{CC} = 2.2 \text{ V/3.6 V}, I(V_{CORE}) = 0 \text{ mA},$ PMMCOREV = 2		50		-ID
PSRR(DC,LPM)	ratio, low-current mode	$DV_{CC} = 2.4 \text{ V}/3.6 \text{ V}, \text{ I}(V_{CORE}) = 30 \mu\text{A},$ PMMCOREV = 2		50		dB



PMM, SVS High Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVSHE = 0, DV_{CC} = 3.6 V		0		nA
I _(SVSH)	SVS current consumption	SVSHE = 1, DV_{CC} = 3.6 V, $SVSHFP = 0$		200		nA
		SVSHE = 1, DV _{CC} = 3.6 V, SVSHFP = 1		2.0		μΑ
		SVSHE = 1, SVSHRVL = 0	1.59	1.64	1.69	
V	CVC on voltage level	SVSHE = 1, SVSHRVL = 1	1.79	1.84	1.91	V
V _(SVSH_IT-)	SVS _H on voltage level	SVSHE = 1, SVSHRVL = 2	1.98	2.04	2.11	V
		SVSHE = 1, SVSHRVL = 3	2.10	2.16	2.23	
		SVSHE = 1, SVSMHRRL = 0	1.62	1.74	1.81	
		SVSHE = 1, SVSMHRRL = 1	1.88	1.94	2.01	
	SVS _H off voltage level	SVSHE = 1, SVSMHRRL = 2	2.07	2.14	2.21	V
.,		SVSHE = 1, SVSMHRRL = 3	2.20	2.26	2.33	
V _(SVSH_IT+)		SVSHE = 1, SVSMHRRL = 4		2.40		
		SVSHE = 1, SVSMHRRL = 5		2.70		
		SVSHE = 1, SVSMHRRL = 6		3.00		
		SVSHE = 1, SVSMHRRL = 7		3.00		
	CVC propagation delay	SVSHE = 1, $dV_{DVCC}/dt = 10 \text{ mV/}\mu\text{s}$, SVSHFP = 1		2.5		
t _{pd} (SVSH)	SVS _H propagation delay	SVSHE = 1, $dV_{DVCC}/dt = 1 \text{ mV/}\mu\text{s}$, SVSHFP = 0		20		μs
t _(SVSH)	CVC on/off dolors fire-	SVSHE = 0 \rightarrow 1, dV _{DVCC} /dt = 10 mV/ μ s, SVSHFP = 1		12.5		
	SVS _H on/off delay time	SVSHE = $0 \rightarrow 1$, $dV_{DVCC}/dt = 1$ mV/ μ s, SVSHFP = 0		100		μs
dV _{DVCC} /dt	DV _{CC} rise time		0		1000	V/s

PMM, SVM High Side

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVMHE = 0, DV _{CC} = 3.6 V		0		nA
I _(SVMH)	SVM _H current consumption	SVMHE= 1, DV_{CC} = 3.6 V, $SVMHFP$ = 0		200		nA
		SVMHE = 1, DV _{CC} = 3.6 V, SVMHFP = 1		2.0		μΑ
		SVMHE = 1, SVSMHRRL = 0	1.65	1.74	1.86	
		SVMHE = 1, SVSMHRRL = 1	1.85	1.94	2.02	
		SVMHE = 1, SVSMHRRL = 2	2.02	2.14	2.22	
		SVMHE = 1, SVSMHRRL = 3	2.18	2.26	2.35	
$V_{(SVMH)}$	SVM _H on/off voltage level	SVMHE = 1, SVSMHRRL = 4		2.40		V
		SVMHE = 1, SVSMHRRL = 5		2.70		
		SVMHE = 1, SVSMHRRL = 6		3.00		
		SVMHE = 1, SVSMHRRL = 7		3.00		
		SVMHE = 1, SVMHOVPE = 1		3.75		
	CVM propagation delay	SVMHE = 1, $dV_{DVCC}/dt = 10 \text{ mV/}\mu\text{s}$, SVMHFP = 1		2.5		
t _{pd(SVMH)} SVM _H propagation delay		SVMHE = 1, $dV_{DVCC}/dt = 1 \text{ mV/}\mu s$, SVMHFP = 0		20		μs
	CV/MA and/off dalays times	SVMHE = 0 \rightarrow 1, dV _{DVCC} /dt = 10 mV/ μ s, SVMHFP = 1		12.5		
t _(SVMH)	SVM _H on/off delay time	SVMHE = 0 \rightarrow 1, dV _{DVCC} /dt = 1 mV/ μ s, SVMHFP = 0		100		μs



PMM, SVS Low Side

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		SVSLE = 0, PMMCOREV = 2		0		nA	
I _(SVSL)	SVS _L current consumption	SVSLE = 1, PMMCOREV = 2, SVSLFP = 0		200		nA	
		SVSLE = 1, PMMCOREV = 2, SVSLFP = 1		2.0		μΑ	
		SVSLE = 1, SVSLRVL = 0	1.20	1.27	1.32		
V	CVC an indiana laval	SVSLE = 1, SVSLRVL = 1	1.39	1.47	1.52	V	
$V_{(SVSL_IT-)}$	SVS _L on voltage level	SVSLE = 1, SVSLRVL = 2	1.60	1.67	1.72	V	
		SVSLE = 1, SVSLRVL = 3	1.70	1.77	1.82	ì	
		SVSLE = 1, SVSMLRRL = 0	1.29	1.34	1.39		
V _(SVSL_IT+)	CVC afficient level	SVSLE = 1, SVSMLRRL = 1	1.49	1.54	1.59	V	
	SVS _L off voltage level	SVSLE = 1, SVSMLRRL = 2	1.69	1.74	1.79	V	
		SVSLE = 1, SVSMLRRL = 3, 4, 5, 6, 7	1.79	1.84	1.89	Ī	
		SVSLE = 1, SVSMLRRL = 0		70			
	0) (0)	SVSLE = 1, SVSMLRRL = 1		70		mV	
$V_{(SVSL_HYS)}$	SVS _L hystersis	SVSLE = 1, SVSMLRRL = 2		70			
		SVSLE = 1, SVSMLRRL = 3		70		Ī	
	CVC	SVSLE = 1, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$, SVSLFP = 1		2.5		<u>.</u>	
t _{pd} (SVSL)	SVS _L propagation delay	SVSLE = 1, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$, SVSLFP = 0		20		μs	
	SVS _L on/off delay time	SVSLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$, SVSLFP = 1		12.5			
t _(SVSL)		SVSLE = $0 \rightarrow 1$, $dV_{CORE}/dt = 1$ mV/ μ s, SVSLFP = 0		100		μs	

PMM, SVM Low Side

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		SVMLE = 0, PMMCOREV = 2		0		nA
I _(SVML)	SVM _L current consumption	SVMLE= 1, PMMCOREV = 2, SVMLFP = 0		200		nA
		SVMLE= 1, PMMCOREV = 2, SVMLFP = 1		2.0		μΑ
		SVMLE = 1, SVSMLRRL = 0	1.28	1.34	1.40	
		SVMLE = 1, SVSMLRRL = 1	1.49	1.54	1.60	
$V_{(SVML)}$	$V_{(SVML)}$ SVM _L on/off voltage level	SVMLE = 1, SVSMLRRL = 2	1.68	1.74	1.79	V
		SVMLE = 1, SVSMLRRL = 3, 4, 5, 6, 7	1.76	1.84	1.90	
		SVMLE = 1, SVSMLOVPE = 1		2.02		
4	CV/M managerian dalar	SVMLE = 1, $dV_{CORE}/dt = 10 \text{ mV/}\mu\text{s}$, SVMLFP = 1		2.5		
^t pd(SVML)	SVM _L propagation delay	SVMLE = 1, $dV_{CORE}/dt = 1 \text{ mV/}\mu\text{s}$, SVMLFP = 0	20			μs
	SVM on/off dalay time	SVMLE = 0 \rightarrow 1, dV _{CORE} /dt = 10 mV/ μ s, SVMLFP = 1		12.5		
t(SVML)		SVMLE = 0 \rightarrow 1, dV _{CORE} /dt = 1 mV/ μ s, SVMLFP = 0		100		μs



Wake-Up From Low-Power Modes

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PAR	AMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT	
		PMMCOREVx = 0 SVSLE = 1, SVSMLRRL = 0, SVSLFP = 1 or SVSLE = 0 (A versions only)				5		
t _{FAST-WAKE-UP}	Device wake-up time from LPM2, LPM3, or LPM4 to	PMMCOREVx = 1 SVSLE = 1, SVSMLRRL = 1, SVSLFP = 1 or SVSLE = 0 (A versions only)	2.2/3.0 V			5	μs	
	active mode (time to first active MCLK cycle)	PMMCOREVx = 2 SVSLE = 1, SVSMLRRL = 2, SVSLFP = 1 or SVSLE = 0				5	·	
	• •	PMMCOREVx = 3 SVSLE = 1, SVSMLRRL = 3, SVSLFP = 1 or SVSLE = 0 (A versions only)	3.0 V			5		
t _{WAKE-UP} LPM5	Device wake-up time from LPM5 to active mode (time to first active MCLK cycle)	(A versions only)	2.2/3.0 V		2	3	ms	
		PMMCOREVx = 0 SVSLE = 1, SVSMLRRL = 0, SVSLFP = 0 (A versions only)			150			
t _{SLOW-WAKE-UP}	Wake-up time from LPM2, LPM3, or LPM4 to active	PMMCOREVx = 1 SVSLE = 1, SVSMLRRL = 1, SVSLFP = 0 (A versions only)	2.2/3.0 V		150		μs	
	mode (time to first active MCLK cycle)	PMMCOREVx = 2 SVSLE = 1, SVSMLRRL = 2, SVSLFP = 0			150			
		PMMCOREVx = 3 SVSLE = 1, SVSMLRRL = 3, SVSLFP = 0 (A versions only)	3.0 V		150			

Timer_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f_{TA}	Timer_A input clock frequency	Internal: SMCLK, ACLK External: TACLK Duty cycle = 50% ± 10%	1.8 V/ 3.0 V			25	MHz
t _{TA,cap}	Timer_A capture timing	All capture inputs. Minimum pulse width required for capture.	1.8 V/ 3.0 V	20			ns

Timer B

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{TB}	Timer_B input clock frequency	Internal: SMCLK, ACLK External: TBCLK Duty cycle = 50% ± 10%	1.8 V/ 3.0 V			25	MHz
t _{TB,cap}	Timer_B capture timing	All capture inputs. Minimum pulse width required for capture.	1.8 V/ 3.0 V	20			ns



USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
f _{BITCLK}	BITCLK clock frequency (equals baud rate in MBaud)					1	MHz
	UART receive deglitch time ⁽¹⁾		2.2 V	50		600	20
ιτ	OART receive degition time V		3 V	50		600	ns

⁽¹⁾ Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized their width should exceed the maximum specification of the deglitch time.

USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 12 and Figure 13)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{USCI}	USCI input clock frequency	SMCLK, ACLK Duty cycle = 50% ± 10%				f _{SYSTEM}	MHz
t _{SU,MI} S	COMI input data actum times		2.2 V	65			
	SOMI input data setup time		3 V	50			ns
4	COMI input data hald time		2.2 V	0			
t _{HD,MI}	SOMI input data hold time		3 V	0			ns
	SIMO output data valid time	UCLK edge to SIMO valid,	2.2 V			25	
t _{VALID,MO}		C _L = 20 pF	3 V			20	ns

USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 14 and Figure 15)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
t _{STE,LEAD}	STE lead time, STE low to clock		2.2 V/3 V		40		ns
t _{STE,LAG}	STE lag time, Last clock to STE high		2.2 V/3 V	10			ns
t _{STE,ACC}	STE access time, STE low to SOMI data out		2.2 V/3 V		40		ns
t _{STE,DIS}	STE disable time, STE high to SOMI high impedance		2.2 V/3 V		40		ns
	CIMO input data actua tima		2.2 V	20			
t _{SU,SI}	SIMO input data setup time		3 V	15			ns
	CIMO in part data hald time		2.2 V	10			
t _{HD,SI}	SIMO input data hold time		3 V	10			ns
	COMI cutout data valid time	UCLK edge to SOMI valid,	2.2 V			62	20
t _{VALID,SO}	SOMI output data valid time	C _L = 20 pF	3 V			50	ns






Figure 12. SPI Master Mode, CKPH = 0




Figure 13. SPI Master Mode, CKPH = 1






Figure 14. SPI Slave Mode, CKPH = 0




Figure 15. SPI Slave Mode, CKPH = 1



USCI (I2C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 16)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	UNIT
f _{USCI}	USCI input clock frequency	Internal: SMCLK, ACLK External: UCLK Duty cycle = 50% ± 10%			fsystem	MHz
f _{SCL}	SCL clock frequency		2.2 V/3 V	0	400	kHz
	Hold time (repeated) START	f _{SCL} ≤ 100 kHz	2.2 V/3 V	4.0		
t _{HD,STA}	Hold time (repeated) START	f _{SCL} > 100 kHz		0.6		μs
	Cotion time for a reposted CTART	f _{SCL} ≤ 100 kHz	2.2 V/3 V	4.7		μs
t _{SU,STA}	Setup time for a repeated START	f _{SCL} > 100 kHz	2.2 V/3 V	0.6		
t _{HD,DAT}	Data hold time		2.2 V/3 V	0		ns
t _{SU,DAT}	Data setup time		2.2 V/3 V	250		ns
	Cotus time for STOR	f _{SCL} ≤ 100 kHz	2 2 1/2 1/	4.0		
t _{SU,STO}	Setup time for STOP	f _{SCL} > 100 kHz	2.2 V/3 V	0.6		μs
	Dulan width of anilys averaged by insut files		2.2 V	50 600		
t _{SP}	Pulse width of spikes suppressed by input filter		3 V	50	600	ns




Figure 16. I2C Mode Timing

12-Bit ADC, Power Supply and Input Range Conditions

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
AV _{CC}	Analog supply voltage	AV_{CC} and DV_{CC} are connected together, AV_{SS} and DV_{SS} are connected together, $V_{(AVSS)} = V_{(DVSS)} = 0 V$		2.2		3.6	V
V _(Ax)	Analog input voltage range (2)	All ADC12 pins: P6.0 to P6.7, P7.4 to P7.7, P5.0, and P5.1 terminals		0		AV_{CC}	V
	Operating supply current into	$f_{ADC12CLK} = 5.0 \text{ MHz}, ADC12ON = 1,$	2.2 V		125	155	
I _{ADC12_A}	AV _{CC} terminal ⁽³⁾	REFON = 0, SHT0 = 0, SHT1 = 0, ADC12DIV = 0	3 V		150	220	μΑ
	Operating supply current into	ADC12ON = 0, REFON = 1, REF2_5V = 1	3 V		150	190	^
I _{REF+}	AV _{CC} terminal (4)	ADC12ON = 0, REFON = 1, REF2_5V = 0	2.2 V/3 V		150	180	μΑ
C _I	Input capacitance	Only one terminal Ax can be selected at one time	2.2 V		20	25	pF
R _I	Input MUX ON resistance	$0 \text{ V} \leq V_{Ax} \leq AV_{CC}$		10	200	1900	Ω

- (1) The leakage current is specified by the digital I/O input leakage.
- (2) The analog input voltage range must be within the selected reference voltage range V_{R+} to V_{R-} for valid conversion results.
- (3) The internal reference supply current is not included in current consumption parameter I_{ADC12}.
- (4) The internal reference current is supplied via terminal AV_{CC}. Consumption is independent of the ADC12ON control bit, unless a conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion. No external load.



12-Bit ADC, External Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP MAX	UNIT
V _{eREF+}	Positive external reference voltage input	$V_{eREF+} > V_{REF-}/V_{eREF-}$ ⁽²⁾		1.4	AV_{CC}	V
V _{REF} _/V _{eREF} _	Negative external reference voltage input	$V_{eREF+} > V_{REF-}/V_{eREF-}$ ⁽³⁾		0	1.2	V
(V _{eREF+} – V _{REF} _/V _{eREF} _)	Differential external reference voltage input	$V_{eREF+} > V_{REF-}/V_{eREF-}$ ⁽⁴⁾		1.4	AV_CC	٧
I _{VeREF+}	Static input current	0 V ≤ V _{eREF+} ≤ V _{AVCC}	2.2 V/3 V		±1	μΑ
I _{VREF-/VeREF-}	Static input current	$0 \text{ V} \leq \text{V}_{\text{eREF}} \leq \text{V}_{\text{AVCC}}$	2.2 V/3 V		±1	μΑ

- (1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C_i, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (4) The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

12-Bit ADC, Built-In Reference

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP	MAX	UNIT
V	Positive built-in reference	REF2_5V = 1 for 2.5 V, $I_{VREF+}(max) \le I_{VREF+} \le I_{VREF+}(min)$	3 V	2.35	2.45	2.53	V
V _{REF+}	voltage output	REF2_5V = 0 for 1.5 V, $I_{VREF+}(max) \le I_{VREF+} \le I_{VREF+}(min)$	2.2 V/3 V	1.41	1.47	1.53	٧
	AV _{CC} minimum voltage,	$REF2_5V = 0$		2.2			
$AV_{CC(min)}$	Positive built-in reference active	REF2_5V = 1		2.8			V
	Load current out of V _{REF+}		2.2 V			-1	m Λ
I _{VREF+}	terminal		3 V			-1	mA
		$I_{VRFF+} = +10 \mu\text{A}/-1000 \mu\text{A},$	2.2 V			±2	
	Load-current regulation,				±2	LSB	
'L(VREF)+	V _{REF+} terminal	I_{VREF+} = +10 μA/–1000 μA, Analog input voltage ~1.25 V, REF2_5V = 1	3 V			±2	LOD
C _{VREF+}	Capacitance at V _{REF+} terminal	REFON = REFOUT = 1, $0 \text{ mA} \le I_{VREF+} \le I_{VREF+}(\text{max})$	2.2 V/3 V	20		100	pF
		REF2_5V = 0, I_{VREF+} is a constant in the range of 0 mA \leq $I_{VREF+} \leq$ -1 mA	2.2 V/3 V		30		
T _{REF+}	Temperature coefficient of built-in reference ⁽¹⁾	REF2_5V = 1, I_{VREF+} is a constant in the range of 0 mA \leq $I_{VREF+} \leq$ -1 mA	3 V		375		ppm/ °C
		REF2_5V = 1, I_{VREF+} is a constant in the range of 0 mA \leq $I_{VREF+} \leq$ -1 mA (A versions only)	3 V		30		

⁽¹⁾ Calculated using the box method: (MAX(-40 to 85°C) – MIN(-40 to 85°C)) / MIN(-40 to 85°C)/(85°C – (-40°C))



12-Bit ADC, Built-In Reference (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
		$V_{REF+} = 1.5 \text{ V}, V_{AVCC} = 2.2 \text{ V},$ REFOUT = 0, REFON = 0 \rightarrow 1			20		
		$V_{REF+} = 2.5 \text{ V}, V_{AVCC} = 2.8 \text{ V},$ REFOUT = 0, REFON = 0 \rightarrow 1		20			
t _{SETTLE}	Settling time of reference voltage ⁽²⁾	ne of reference $ \begin{array}{ll} V_{REF+} = 1.5 \text{ V}, V_{AVCC} = 2.2 \text{ V}, \\ C_{VREF} = C_{VREF}(max) \\ REFOUT = 1, REFON = 0 \rightarrow 1 \end{array} $		35		μs	
		$V_{REF+} = 2.5 \text{ V}, V_{AVCC} = 2.8 \text{ V}, \\ C_{VREF} = C_{VREF}(\text{max}) \\ \text{REFOUT} = 1, \text{REFON} = 0 \rightarrow 1$			35		

The condition is that the error in a conversion started after t_{REFON} is less than ±0.5 LSB. The settling time depends on the external

12-Bit ADC, Timing Parameters

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
f _{ADC12CLK}		For specified performance of ADC12 linearity parameters	2.2 V/3 V	0.45	4.8	5.4	MHz
f _{ADC12OSC}	Internal ADC12 oscillator ⁽¹⁾	ADC12DIV = 0, f _{ADC12CLK} = f _{ADC12OSC}	2.2 V/3 V	4.2	4.65	5.0	MHz
	Conversion time	REFON = 0, Internal oscillator, f _{ADC12OSC} = 4.2 MHz to 5.4 MHz	2.2 V/3 V	2.4		3.1	
tCONVERT	Conversion time	External $f_{ADC12CLK}$ from ACLK, MCLK or SMCLK, ADC12SSEL $\neq 0$			(2)		μs
t _{ADC12ON}	Turn on settling time of the ADC	See ⁽³⁾				100	ns
t _{Sample}	Sampling time	$R_S = 400 \ \Omega, \ R_I = 1000 \ \Omega, \ C_I = 30 \ pF,$ $\tau = [R_S + R_I] \times C_I^{(4)}$	2.2 V/3 V	1000			ns

The ADC12OSC is sourced directly from MODOSC inside the UCS.

 $^{13 \}times \text{ADC}12\text{DIV} \times 1/f_{\text{ADC}12\text{CLK}}$ The condition is that the error in a conversion started after $t_{\text{ADC}12\text{ON}}$ is less than ±0.5 LSB. The reference and input signal are already settled.

Approximately ten Tau (τ) are needed to get an error of less than ±0.5 LSB: $t_{Sample} = ln(2^{n+1}) \times (R_S + R_I) \times C_I + 800 \text{ ns}$, where n = ADC resolution = 12, $R_S = \text{external source resistance}$



12-Bit ADC, Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	UNIT
_	Integral	$1.4 \text{ V} \le (V_{\text{eREF+}} - V_{\text{REF-}}/V_{\text{eREF-}}) \text{min} \le 1.6 \text{ V}$	2.2 V/3 V			±2	LSB
Eı	linearity error	$1.6 \text{ V} < (\text{V}_{\text{eREF+}} - \text{V}_{\text{REF-}}/\text{V}_{\text{eREF-}}) \text{min} \le \text{V}_{\text{AVCC}}$	2.2 V/3 V			±1.7	LSB
E _D	Differential linearity error	$(V_{eREF+} - V_{REF-}/V_{eREF-})$ min $\leq (V_{eREF+} - V_{REF-}/V_{eREF-})$, $C_{VREF+} = 20 \text{ pF}$	2.2 V/3 V			±1	LSB
Eo	Offset error	$(V_{eREF+} - V_{REF-}/V_{eREF-})$ min $\leq (V_{eREF+} - V_{REF-}/V_{eREF-})$, Internal impedance of source $R_S < 100 \Omega$, $C_{VREF+} = 20 pF$	2.2 V/3 V		±1	±3.5	LSB
E _G	Gain error	$(V_{eREF+} - V_{REF-}/V_{eREF-})$ min $\leq (V_{eREF+} - V_{REF-}/V_{eREF-})$, $C_{VREF+} = 20 \text{ pF}$	2.2 V/3 V		±1.1	±2	LSB
E _T	Total unadjusted error	$(V_{eREF+} - V_{REF-}/V_{eREF-})$ min $\leq (V_{eREF+} - V_{REF-}/V_{eREF-})$, $C_{VREF+} = 20 \text{ pF}$	2.2 V/3 V		±2	±5	LSB

12-Bit ADC, Temperature Sensor and Built-In V_{MID}

	PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP	MAX	UNIT	
1	Operating supply current into	REFON = 0, INCH = 0Ah,	2.2 V	150		^	
ISENSOR	AV _{CC} terminal ⁽¹⁾	ADC12ON = N A, $T_A = 25$ °C	3 V	150		μΑ	
M	See (2)	ADC12ON = 1, INCH = 0Ah,	2.2 V	894		m\/	
V _{SENSOR}	See (-)	$T_A = 0$ °C	3 V	894		mV	
TO		ADC120N 1 INCLL 0Ab	2.2 V	3.66		mV/°C	
TC _{SENSOR}		ADC12ON = 1, $INCH = 0Ah$	3 V	3.66		mv/°C	
	Sample time required if	and if $ADC12ON = 1$, $INCH = 0Ah$,	2.2 V	30			
^T SENSOR(sample)	channel 10 is selected (3)	Error of conversion result ≤ 1 LSB	3 V	30		μs	
V	AV divides at about 144	ADC12ON = 1, INCH = 0Bh,	2.2 V	1.1			
V_{MID}	AV _{CC} divider at channel 11	V_{MID} is ~0.5 × V_{AVCC}	3 V	1.5		V	
t _{VMID} (sample)	Sample time required if channel 11 is selected (4)	ADC12ON = 1, INCH = 0Bh, Error of conversion result ≤ 1 LSB	2.2 V/3 V	1000		ns	

- (1) The sensor current I_{SENSOR} is consumed if (ADC12ON = 1 and REFON = 1) or (ADC12ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1, I_{SENSOR} is already included in I_{REF+}.
- (2) The temperature sensor offset can be as much as ±20°C. A single-point calibration is recommended in order to minimize the offset error of the built-in temperature sensor.
- (3) The typical equivalent impedance of the sensor is 51 kΩ. The sample time required includes the sensor-on time t_{SENSOR(on)}.
- (4) The on-time t_{VMID(on)} is included in the sampling time t_{VMID(sample)}; no additional on time is needed.




Figure 17. Typical Temperature Sensor Voltage



Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DV _{CC(PGM/ERASE)}	Program and erase supply voltage		1.8		3.6	V
t _{READMARGIN}	Read access time during margin mode				200	ns
I _{PGM}	Supply current from DV _{CC} during program			3	5	mA
I _{ERASE}	Supply current from DV _{CC} during erase				2	mA
I _{MERASE} , I _{BANK}	Supply current from DV _{CC} during mass erase or bank erase				2	mA
t _{CPT}	Cumulative program time	See (1)			16	ms
t _{CMErase}	Cumulative mass erase time		10			ms
	Program/erase endurance		10 ⁴	10 ⁵		cycles
t _{Retention}	Data retention duration	$T_J = 25^{\circ}C$	100			years
t _{Word}	Word or byte program time	See (2)	64		85	μs
t _{Block, 0}	Block program time for first byte or word	See (3)	49		65	μs
t _{Block} , 1-(N-1)	Block program time for each additional byte or word, except for last byte or word	See (3)	37		49	μs
t _{Block, N}	Block program time for last byte or word	See (3)	55		73	μs
t _{Erase}	Erase time for segment, mass erase, and bank erase when available.	See (3)	23		32	ms

The cumulative program time must not be exceeded when writing to a 128-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.

JTAG and Spy-Bi-Wire Interface

Copyright © 2008-2009, Texas Instruments Incorporated

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SBW}	Spy-Bi-Wire input frequency	2.2 V/3 V	0		20	MHz
t _{SBW,Low}	Spy-Bi-Wire low clock pulse length	2.2 V/3 V	0.025		15	μs
t _{SBW, En}	Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge) (1)	2.2 V/3 V			1	μs
t _{SBW,Rst}	Spy-Bi-Wire return to normal operation time		15		100	μs
£	TCK input fraguency 4 wire ITAC(2)	2.2 V	0		5	MHz
f _{TCK}	TCK input frequency - 4-wire JTAG ⁽²⁾	3 V	0		10	MHz
R _{internal}	Internal pull-down resistance on TEST	2.2 V/3 V	45	60	80	kΩ

⁽¹⁾ Tools accessing the Spy-Bi-Wire interface need to wait for the t_{SBW,En} time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.

These values are hardwired into the flash controller's state machine.


These values are hardwired into the flash controller's state machine.

f_{TCK} may be restricted to meet the timing requirements of the module selected.



INPUT/OUTPUT SCHEMATICS

Port P1, P1.0 to P1.7, Input/Output With Schmitt Trigger






SLAS612A-DECEMBER 9 2008-REVISED JANUARY 2009

Port P1 (P1.0 to P1.7) Pin Functions

DIN NAME (D4 v)		FUNCTION	CONTROL BI	TS/SIGNALS
PIN NAME (P1.x)	х	FUNCTION	P1DIR.x	P1SEL.x
P1.0/TA0CLK/ACLK	0	P1.0 (I/O)	I: 0; O: 1	0
		TA0.TA0CLK	0	1
		ACLK	1	1
P1.1/TA0.0	1	P1.1 (I/O)	I: 0; O: 1	0
		TA0.CCI0A	0	1
		TA0.0	1	1
P1.2/TA0.1	2	P1.2 (I/O)	I: 0; O: 1	0
		TA0.CCI1A	0	1
		TA0.1	1	1
P1.3/TA0.2	3	P1.3 (I/O)	I: 0; O: 1	0
		TA0.CCI2A	0	1
		TA0.2	1	1
P1.4/TA0.3	4	P1.4 (I/O)	I: 0; O: 1	0
		TA0.CCI3A	0	1
		TA0.3	1	1
P1.5/TA0.4	5	P1.5 (I/O)	I: 0; O: 1	0
		TA0.CCI4A	0	1
		TA0.4	1	1
P1.6/SMCLK	6	P1.6 (I/O)	I: 0; O: 1	0
		SMCLK	1	1
P1.7	7	P1.7 (I/O)	I: 0; O: 1	0



Port P2, P2.0 to P2.7, Input/Output With Schmitt Trigger






SLAS612A-DECEMBER 9 2008-REVISED JANUARY 2009

Port P2 (P2.0 to P2.7) Pin Functions

DINI NIA ME (DO)		FUNCTION	CONTROL B	ITS/SIGNALS
PIN NAME (P2.x)	x	FUNCTION	P2DIR.x	P2SEL.x
P2.0/TA1CLK/MCLK	0	P2.0 (I/O)	I: 0; O: 1	0
		TA1CLK	0	1
		MCLK	1	1
P2.1/TA1.0	1	P2.1 (I/O)	I: 0; O: 1	0
		TA1.CCI0A	0	1
		TA1.0	1	1
P2.2/TA1.1	2	P2.2 (I/O)	I: 0; O: 1	0
		TA1.CCI1A	0	1
		TA1.1	1	1
P2.3/TA1.2	3	P2.3 (I/O)	I: 0; O: 1	0
		TA1.CCI2A	0	1
		TA1.2	1	1
P2.4/RTCCLK	4	P2.4 (I/O)	I: 0; O: 1	0
		RTCCLK	1	1
P2.5	5	P2.5 (I/O	I: 0; O: 1	0
P2.6/ACLK	6	P2.6 (I/O)	I: 0; O: 1	0
		ACLK	1	1
P2.7/ADC12CLK/DMAE0	7	P2.7 (I/O)	I: 0; O: 1	0
		DMAE0	0	1
		ADC12CLK	1	1



Port P3, P3.0 to P3.7, Input/Output With Schmitt Trigger



Port P3 (P3.0 to P3.7) Pin Functions

DINI NIAME (DO)		FUNCTION	CONTROL BIT	S/SIGNALS ⁽¹⁾	
PIN NAME (P3.x)	X	FUNCTION	P3DIR.x	P3SEL.x	
P3.0/UCB0STE/UCA0CLK	0	P3.0 (I/O)	I: 0; O: 1	0	
		UCB0STE/UCA0CLK(2)(3)	X	1	
P3.1/UCB0SIMO/UCB0SDA	1	P3.1 (I/O)	I: 0; O: 1	0	
		UCB0SIMO/UCB0SDA ⁽²⁾⁽⁴⁾	X	1	
P3.2/UCB0SOMI/UCB0SCL	2	P3.2 (I/O)	I: 0; O: 1	0	
		UCB0SOMI/UCB0SCL ⁽²⁾⁽⁴⁾	X	1	
P3.3/UCB0CLK/UCA0STE	3	P3.3 (I/O)	I: 0; O: 1	0	
		UCB0CLK/UCA0STE(2)	X	1	
P3.4/UCA0TXD/UCA0SIMO	4	P3.4 (I/O)	I: 0; O: 1	0	
		UCA0TXD/UCA0SIMO(2)	X	1	
P3.5/UCA0RXD/UCA0SOMI	5	P3.5 (I/O)	I: 0; O: 1	0	
		UCA0RXD/UCA0SOMI(2)	X	1	
P3.6/UCB1STE/UCA1CLK	6	P3.6 (I/O)	I: 0; O: 1	0	
		UCB1STE/UCA1CLK ⁽²⁾⁽⁵⁾	X	1	
P3.7/UCB1SIMO/UCB1SDA	7	P3.7 (I/O)	I: 0; O: 1	0	
		UCB1SIMO/UCB1SDA(2)(4)	X	1	

⁽¹⁾ X = Don't care

(2) The pin direction is controlled by the USCI module.


(4) If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.

⁽³⁾ UCAOCLK function takes precedence over UCBOSTE function. If the pin is required as UCAOCLK input or output, USCI A0/B0 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

⁽⁵⁾ UCA1CLK function takes precedence over UCB1STE function. If the pin is required as UCA1CLK input or output, USCI A1/B1 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.



Port P4, P4.0 to P4.7, Input/Output With Schmitt Trigger






Port P4 (P4.0 to P4.7) Pin Functions

DINI NIAME (D4 xx)		FUNCTION	CONTROL B	ITS/SIGNALS
PIN NAME (P4.x)	х	FUNCTION	P4DIR.x	P4SEL.x
P4.0/TB0.0	0	4.0 (I/O)	I: 0; O: 1	0
		TB0.CCI0A and TB0.CCI0B	0	1
		TB0.0 ⁽¹⁾	1	1
P4.1/TB0.1	1	4.1 (I/O)	I: 0; O: 1	0
		TB0.CCI1A and TB0.CCI1B	0	1
		TB0.1 ⁽¹⁾	1	1
P4.2/TB0.2	2	4.2 (I/O)	I: 0; O: 1	0
		TB0.CCI2A and TB0.CCI2B	0	1
		TB0.2 ⁽¹⁾	1	1
P4.3/TB0.3	3	4.3 (I/O)	I: 0; O: 1	0
		TB0.CCI3A and TB0.CCI3B	0	1
		TB0.3 ⁽¹⁾	1	1
P4.4/TB0.5	4	4.4 (I/O)	I: 0; O: 1	0
		TB0.CCI4A and TB0.CCI4B	0	1
		TB0.4 ⁽¹⁾	1	1
P4.5/TB0.5	5	4.5 (I/O)	I: 0; O: 1	0
		TB0.CCI5A and TB0.CCI5B	0	1
		TB0.5 ⁽¹⁾	1	1
P4.6/TB0.6	6	4.6 (I/O)	I: 0; O: 1	0
		TB0.CCI6A and TB0.CCI6B	0	1
		TB0.6 ⁽¹⁾	1	1
P4.7/TB0CLK/SMCLK	7	4.7 (I/O)	I: 0; O: 1	0
		TB0CLK	0	1
		SMCLK	1	1

⁽¹⁾ Setting TBOUTH causes all Timer_B configured outputs to be set to high impedance.



Port P5, P5.0 and P5.1, Input/Output With Schmitt Trigger




Port P5 (P5.0 and P5.1) Pin Functions

DIN MAME (DE)		x FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾				
PIN NAME (P5.x)	X	FUNCTION	P5DIR.x	P5SEL.x 0 1 1 0 1 1	REFOUT		
P5.0/VREF+/VeREF+	0	P5.0 (I/O) ⁽²⁾	I: 0; O: 1	0	Х		
		VeREF+ ⁽³⁾	Х	1	0		
		VREF+ ⁽⁴⁾	Х	1	1		
P5.1/VREF-/VeREF-	1	P5.1 (I/O) ⁽²⁾	I: 0; O: 1	0	Х		
		VeREF-(5)	Х	1	0		
		VREF-(6)	Х	1	1		

- (1) X = Don't care
- (2) Default condition
- (3) Setting the P5SEL.0 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF+ and used as the reference for the ADC12_A.
- (4) Setting the P5SEL.0 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The ADC12_A, VREF+ reference is available at the pin.
- (5) Setting the P5SEL.1 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. An external voltage can be applied to VeREF- and used as the reference for the ADC12_A.
- (6) Setting the P5SEL.1 bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals. The ADC12_A, VREF- reference is available at the pin.




Port P5, P5.2, Input/Output With Schmitt Trigger





Port P5, P5.3, Input/Output With Schmitt Trigger



Port P5 (P5.2) Pin Functions

DIN NAME (DE v)	x	FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾					
PIN NAME (P5.x)		FUNCTION	P5DIR.x	P5SEL.2	P5SEL.3	XT2BYPASS		
P5.2/XT2IN	2	P5.2 (I/O)	I: 0; O: 1	0	X	X		
		XT2IN crystal mode ⁽²⁾	X	1	X	0		
		XT2IN bypass mode ⁽²⁾	X	1	X	1		
P5.3/XT2OUT	3	P5.3 (I/O)	I: 0; O: 1	0	X	Х		
		XT2OUT crystal mode ⁽³⁾	Х	1	Х	0		
		P5.3 (I/O) ⁽³⁾	X	1	Х	1		


⁽¹⁾ X = Don't care

⁽²⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled. Pending the setting of XT2BYPASS, P5.2 is configured for crystal mode or bypass mode.

⁽³⁾ Setting P5SEL.2 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P5.3 can be used as general-purpose I/O.



Port P5, P5.4 to P5.7, Input/Output With Schmitt Trigger



Port P5 (P5.4 to P5.7) Pin Functions

DINI NIAME (DE)		FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾		
PIN NAME (P5.x)	Х	FUNCTION	P5DIR.x	P5SEL.x	
P5.4/UCB1SOMI/UCB1SCL	4	P5.4 (I/O)	I: 0; O: 1	0	
		UCB1SOMI/UCB1SCL ⁽²⁾⁽³⁾	Х	1	
P5.5/UCB1CLK/UCA1STE	5	P5.5 (I/O)	I: 0; O: 1	0	
		UCB1CLK/UCA1STE (2)	X	1	
P5.6/UCA1TXD/UCA1SIMO	6	P5.6 (I/O)	I: 0; O: 1	0	
		UCA1TXD/UCA1SIMO ⁽²⁾	Х	1	
P5.7/UCA1RXD/UCA1SOMI	7	P5.7 (I/O)	I: 0; O: 1	0	
		UCA1RXD/UCA1SOMI ⁽²⁾	Х	1	


⁽¹⁾ X = Don't care

⁽²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.



Port P6, P6.0 to P6.7, Input/Output With Schmitt Trigger





Port P6 (P6.0 to P6.7) Pin Functions

PIN NAME (P6.x)		FUNCTION	CON	CONTROL BITS/SIGNALS ⁽¹⁾				
	X	FUNCTION	P6DIR.x	P6SEL.x	INCHx			
P6.0/A0	0	P6.0 (I/O)	I: 0; O: 1	0	Х			
		A0 ⁽²⁾⁽³⁾	X	X	0			
P6.1/A1	1	P6.1 (I/O)	I: 0; O: 1	0	Х			
		A1 ⁽²⁾⁽³⁾	X	X	1			
P6.2/A2	2	P6.2 (I/O)	I: 0; O: 1	0	Х			
		A2 ⁽²⁾⁽³⁾	X	Х	2			
P6.3/A3	3	P6.3 (I/O)	I: 0; O: 1	0	Х			
		A3 ⁽²⁾⁽³⁾	X	X	3			
P6.4/A4	4	P6.4 (I/O)	I: 0; O: 1	0	Х			
		A4 ⁽²⁾⁽³⁾	X	Х	4			
P6.5/A5	5	P6.5 (I/O)	I: 0; O: 1	0	Х			
		A5 ⁽¹⁾ (2)(3)	X	X	5			
P6.6/A6	6	P6.6 (I/O)	I: 0; O: 1	0	Х			
		A6 ⁽²⁾⁽³⁾	X	X	6			
P6.7/A7	7	P6.7 (I/O)	I: 0; O: 1	0	Х			
		A7 ⁽²⁾⁽³⁾	X	Х	7			


⁽¹⁾ X = Don't care

⁽²⁾ Setting the P6SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽³⁾ The ADC12_A channel Ax is connected internally to AV_{SS} if not selected via the respective INCHx bits.




Port P7, P7.0, Input/Output With Schmitt Trigger





Port P7, P7.1, Input/Output With Schmitt Trigger



Port P7 (P7.0 and P7.1) Pin Functions

DINI NIA ME (DZ)		FUNCTION	CONTROL BITS/SIGNALS ⁽¹⁾					
PIN NAME (P7.x)	х	FUNCTION	P7DIR.x	P7SEL.0	P7SEL.1	XT1BYPASS		
P7.0/XIN	0	P7.0 (I/O)	I: 0; O: 1	0	Х	X		
		XIN crystal mode (2)	X	1	Х	0		
		XIN bypass mode ⁽²⁾	X	1	Х	1		
P7.1/XOUT	1	P7.1 (I/O)	I: 0; O: 1	0	Х	Х		
		XOUT crystal mode (3)	X	1	Х	0		
		P7.1 (I/O) ⁽³⁾	X	1	Х	1		


⁽¹⁾ X = Don't care

⁽²⁾ Setting P7SEL.0 causes the general-purpose I/O to be disabled. Pending the setting of XT1BYPASS, P7.0 is configured for crystal mode or bypass mode.

⁽³⁾ Setting P7SEL.0 causes the general-purpose I/O to be disabled in crystal mode. When using bypass mode, P7.1 can be used as general-purpose I/O.



Port P7, P7.2 and P7.3, Input/Output With Schmitt Trigger




Port P7 (P7.2 and P7.3) Pin Functions

DINI NIAME (DZ)	х	FUNCTION	CONTROL BITS/SIGNALS		
PIN NAME (P7.x)		FUNCTION	P7DIR.x	P7SEL.x	
P7.2/TB0OUTH/SVMOUT	2	P7.2 (I/O)	I: 0; O: 1	0	
		TB0OUTH	0	1	
		SVMOUT	1	1	
P7.3/TA1.2	3	P7.3 (I/O)	I: 0; O: 1	0	
		TA1.CCI2B	0	1	
		TA1.2	1	1	



Port P7, P7.4 to P7.7, Input/Output With Schmitt Trigger



Port P7 (P7.4 to P7.7) Pin Functions

DINI NIAME (DZ)		FUNCTION	CONT	CONTROL BITS/SIGNALS ⁽¹⁾			
PIN NAME (P7.x)	X	FUNCTION	P7DIR.x	P7SEL.x	INCHx		
P7.4/A12	4	P7.4 (I/O)	I: 0; O: 1	0	Х		
		A12 ⁽²⁾⁽³⁾	Х	Х	12		
P7.5/A13	5	P7.5 (I/O)	I: 0; O: 1	0	Х		
		A13 ⁽⁴⁾⁽⁵⁾	Х	Х	13		
P7.6/A14	6	P7.6 (I/O)	I: 0; O: 1	0	Х		
		A14 ⁽⁴⁾⁽⁵⁾	Х	Х	14		
P7.7/A15	7	P7.7 (I/O)	I: 0; O: 1	0	Х		
		A15 ⁽⁴⁾⁽⁵⁾	Х	Х	15		

⁽¹⁾ X = Don't care

⁽²⁾ Setting the P7SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.


⁽³⁾ The ADC12_A channel Ax is connected internally to AVSS if not selected via the respective INCHx bits.

⁽⁴⁾ Setting the P7SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents when applying analog signals.

⁽⁵⁾ The ADC12_A channel Ax is connected internally to AVSS if not selected via the respective INCHx bits.



Port P8, P8.0 to P8.7, Input/Output With Schmitt Trigger




Port P8 (P8.0 to P8.7) Pin Functions

DIN NAME (DO)		FUNCTION	CONTROL BI	CONTROL BITS/SIGNALS		
PIN NAME (P8.x)	x	FUNCTION	P8DIR.x	P8SEL.x		
P8.0/TA0.0	0	P8.0 (I/O)	I: 0; O: 1	0		
		TA0.CCI0B	0	1		
		TA0.0	1	1		
P8.1/TA0.1	1	P8.1 (I/O)	I: 0; O: 1	0		
		TA0.CCI1B	0	1		
		TA0.1	1	1		
P8.2/TA0.2	2	P8.2 (I/O)	I: 0; O: 1	0		
		TA0.CCI2B	0	1		
		TA0.2	1	1		
P8.3/TA0.3	3	P8.3 (I/O)	I: 0; O: 1	0		
		TA0.CCI3B	0	1		
		TA0.3	1	1		
P8.4/TA0.4	4	P8.4 (I/O)	I: 0; O: 1	0		
		TA0.CCI4B	0	1		
		TA0.4	1	1		
P8.5/TA1.0	5	P8.5 (I/O)	I: 0; O: 1	0		
		TA1.CCI0B	0	1		
		TA1.0	1	1		
P8.6/TA1.1	6	P8.6 (I/O)	I: 0; O: 1	0		
		TA1.CCI1B	0	1		
		TA1.1	1	1		
P8.7	7	P8.7 (I/O)	I: 0; O: 1	0		



Port P9, P9.0 to P9.7, Input/Output With Schmitt Trigger



Port P9 (P9.0 to P9.7) Pin Functions

DIN NAME (DO v)		FUNCTION	CONTROL BIT	S/SIGNALS ⁽¹⁾
PIN NAME (P9.x)	х	FUNCTION	P9DIR.x	P9SEL.x
P9.0/UCB2STE/UCA2CLK	0	P9.0 (I/O)	I: 0; O: 1	0
		UCB2STE/UCA2CLK ⁽²⁾⁽³⁾	X	1
P9.1/UCB2SIMO/UCB2SDA	1	P9.1 (I/O)	I: 0; O: 1	0
		UCB2SIMO/UCB2SDA ⁽²⁾⁽⁴⁾	X	1
P9.2/UCB2SOMI/UCB2SCL	2	P9.2 (I/O)	I: 0; O: 1	0
		UCB2SOMI/UCB2SCL ⁽²⁾⁽⁴⁾	X	1
P9.3/UCB2CLK/UCA2STE	3	P9.3 (I/O)	I: 0; O: 1	0
		UCB2CLK/UCA2STE ⁽²⁾	X	1
P9.4/UCA2TXD/UCA2SIMO	4	P9.4 (I/O)	I: 0; O: 1	0
		UCA2TXD/UCA2SIMO ⁽²⁾	X	1
P9.5/UCA2RXD/UCA2SOMI	5	P9.5 (I/O)	I: 0; O: 1	0
		UCA2RXD/UCA2SOMI (2)	X	1
P9.6	6	P9.6 (I/O)	I: 0; O: 1	0
P9.7	7	P9.7 (I/O)	I: 0; O: 1	0

⁽¹⁾ X = Don't care


⁽²⁾ The pin direction is controlled by the USCI module.

⁽³⁾ UCA2CLK function takes precedence over UCB2STE function. If the pin is required as UCA2CLK input or output, USCI A2/B2 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

⁽⁴⁾ If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.



Port P10, P10.0 to P10.7, Input/Output With Schmitt Trigger



Port P10 (P10.0 to P10.7) Pin Functions

DINI NAME (D40 ···)		FUNCTION	CONTROL BI	TS/SIGNALS ⁽¹⁾
PIN NAME (P10.x)	X	FUNCTION	P10DIR.x	P10SEL.x
P10.0/UCB3STE/UCA3CLK	0	P10.0 (I/O)	I: 0; O: 1	0
		UCB3STE/UCA3CLK ⁽²⁾⁽³⁾	X	1
P10.1/UCB3SIMO/UCB3SDA	1	P10.1 (I/O)	I: 0; O: 1	0
		UCB3SIMO/UCB3SDA(2)(4)	Х	1
P10.2/UCB3SOMI/UCB3SCL	2	P10.2 (I/O)	I: 0; O: 1	0
		UCB3SOMI/UCB3SCL ⁽²⁾⁽⁴⁾	X	1
P10.3/UCB3CLK/UCA3STE	3	P10.3 (I/O)	I: 0; O: 1	0
		UCB3CLK/UCA3STE ⁽²⁾	X	1
P10.4/UCA3TXD/UCA3SIMO	4	P10.4 (I/O)	I: 0; O: 1	0
		UCA3TXD/UCA3SIMO(2)	X	1
P10.5/UCA3RXD/UCA3SOMI	5	P10.5 (I/O)	I: 0; O: 1	0
		UCA3RXD/UCA3SOMI(2)	X	1
P10.6	6	P10.6 (I/O)	I: 0; O: 1	0
		Reserved ⁽⁵⁾	Х	1
P10.7	7	P10.7 (I/O)	I: 0; O: 1	0
		Reserved ⁽⁵⁾	х	1

⁽¹⁾ X = Don't care

⁽²⁾ The pin direction is controlled by the USCI module.


⁽³⁾ UCA3CLK function takes precedence over UCB3STE function. If the pin is required as UCA3CLK input or output, USCI A3/B3 is forced to 3-wire SPI mode if 4-wire SPI mode is selected.

⁽⁴⁾ If the I2C functionality is selected, the output drives only the logical 0 to V_{SS} level.

⁽⁵⁾ The secondary function on these pins are reserved for factory test purposes. Application should keep the P10SEL.x of these ports cleared to prevent potential conflicts with the application.



Port P11, P11.0 to P11.2, Input/Output With Schmitt Trigger




Port P11 (P11.0 to P11.2) Pin Functions


PIN NAME (P11.x)		FUNCTION	CONTROL BITS/SIGNALS		
	х		P11DIR.x	P11SEL.x	
P11.0/ACLK	0	P11.0 (I/O)	I: 0; O: 1	0	
		ACLK	1	1	
P11.1/MCLK	1	P11.1 (I/O)	I: 0; O: 1	0	
		MCLK	1	1	
P11.2/SMCLK	2	P11.2 (I/O)	I: 0; O: 1	0	
		SMCLK	1	1	



Port J, J.0 JTAG pin TDO, Input/Output With Schmitt Trigger or Output



Port J, J.1 to J.3 JTAG pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output





Port PJ (PJ.0 to PJ.3) Pin Functions

PIN NAME (PJ.x)	x	FUNCTION	CONTROL BITS/ SIGNALS ⁽¹⁾
, ,			PJDIR.x
PJ.0/TDO	0	PJ.0 (I/O) ⁽²⁾	I: 0; O: 1
		TDO ⁽³⁾	X
PJ.1/TDI/TCLK	1	PJ.1 (I/O) ⁽²⁾	I: 0; O: 1
		TDI/TCLK ⁽³⁾⁽⁴⁾	X
PJ.2/TMS	2	PJ.2 (I/O) ⁽²⁾	I: 0; O: 1
		TMS ⁽³⁾⁽⁴⁾	X
PJ.3/TCK	3	PJ.3 (I/O) ⁽²⁾	I: 0; O: 1
		TCK ⁽³⁾⁽⁴⁾	X

- (1) X = Don't care
- (2) Default condition
- (3) The pin direction is controlled by the JTAG module.
- (4) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are do not care.

TLV (Device Descriptor) Structures

Table 9 lists the complete contents of the device descriptor tag-length-value (TLV) structure for each device type.

Table 9. Device Descriptor Table (1)

	D	A .1.1	Size	'F5438	'F5436	'F5419	'F5437	'F5435	'F5418
	Description	Address	bytes	Value	Value	Value	Value	Value	Value
Info Block	Info length	01A00h	1	06h	06h	06h	06h	06h	06h
	CRC length	01A01h	1	06h	06h	06h	06h	06h	06h
	CRC value	01A02h	2	per unit					
	Device ID	01A04h	1	54h	54h	54h	54h	54h	54h
	Device ID	01A05h	1	38h	36h	19h	37h	35h	18h
	Hardware revision	01A06h	1	10h	10h	10h	10h	10h	10h
	Firmware revision	01A07h	1	10h	10h	10h	10h	10h	10h
Die Record	Die Record Tag	01A08h	1	08h	08h	08h	08h	08h	08h
	Die Record length	01A09h	1	0Ah	0Ah	0Ah	0Ah	0Ah	0Ah
	Lot/Wafer ID	01A0Ah	4	per unit					
	Die X position	01A0Eh	2	per unit					
	Die Y position	01A10h	2	per unit					
	Test results	01A12h	2	per unit					
ADC12 Calibration	ADC12 Calibration Tag	01A14h	1	10h	10h	10h	10h	10h	10h
	ADC12 Calibration length	01A15h	1	10h	10h	10h	10h	10h	10h
	ADC Gain Factor		2	per unit					
	ADC Offset		2	per unit					
	ADC 1.5-V Reference Factor		2	per unit					
	ADC 1.5-V Reference Temp. Sensor 30°C		2	per unit					
	ADC 1.5-V Reference Temp. Sensor 85°C		2	per unit					

(1) NA = Not applicable

Instruments

SLAS612A-DECEMBER 9 2008-REVISED JANUARY 2009

Table 9. Device Descriptor Table (continued)

			Size	'F5438	'F5436	'F5419	'F5437	'F5435	'F5418
	Description	Address	bytes	Value	Value	Value	Value	Value	Value
	ADC 2.5-V Reference Factor		2	per unit					
	ADC 2.5-V Reference Temp. Sensor 30°C		2	per unit					
	ADC 2.5-V Reference Temp. Sensor 85°C		2	per unit					
Peripheral Descriptor	Peripheral Descriptor Tag	01A26h	1	02h	02h	02h	02h	02h	02h
	Peripheral Descriptor Length	01A27h	1	5Dh	5Eh	5Dh	55h	56h	55h
	Memory 1		2	088Ah	088Ah	088Ah	088Ah	088Ah	088Ah
	Memory 2		2	0C86h	0C86h	0C86h	0C86h	0C86h	0C86h
	Memory 3		2	0E30h	0E30h	0E30h	0E30h	0E30h	0E30h
	Memory 4		2	2E98h	2E97h	2E96h	2E98h	2E97h	2E96h
	Memory 5		0/1	NA	94h	NA	NA	94h	NA
	delimiter		1	00h	00h	00h	00h	00h	00h
	Peripheral count		1	1Fh	1Fh	1Fh	1Bh	1Fh	1Bh
	MSP430CPUXV2		2	0023h	0023h	0023h	0023h	0023h	0023h
	SBW		2	000Fh	000Fh	000Fh	000Fh	000Fh	000Fh
	EEM-8		2	0005h	0005h	0005h	0005h	0005h	0005h
	TI BSL		2	00FCh	00FCh	00FCh	00FCh	00FCh	00FCh
	Package		2	001Fh	001Fh	001Fh	001Eh	001Fh	001Eh
	SFR		2	1041h	1041h	1041h	1041h	1041h	1041h
	PMM		2	0230h	0230h	0230h	0230h	0230h	0230h
	FCTL		2	0238h	0238h	0238h	0238h	0238h	0238h
	CRC16		2	013Dh	013Dh	013Dh	013Dh	013Dh	013Dh
	RAMCTL		2	0044h	0044h	0044h	0044h	0044h	0044h
	WDT_A		2	0040h	0040h	0040h	0040h	0040h	0040h
	UCS		2	0148h	0148h	0148h	0148h	0148h	0148h
	SYS		2	0242h	0242h	0242h	0242h	0242h	0242h
	Port 1/2		2	0851h	0851h	0851h	0851h	0851h	0851h
	Port 3/4		2	0252h	0252h	0252h	0252h	0252h	0252h
	Port 5/6		2	0253h	0253h	0253h	0253h	0253h	0253h
	Port 7/8		2	0254h	0254h	0254h	0254h	0254h	0254h
	Port 9/10		2	0255h	0255h	0255h	NA	NA	NA
	Port 11/12		2	0256h	0256h	0256h	NA	NA	NA
	JTAG		2	085Fh	085Fh	085Fh	0C5F	0C5F	0C5F
	TA0		2	0262h	0262h	0262h	0262h	0262h	0262h
	TA1		2	0461h	0461h	0461h	0461h	0461h	0461h
	TB0		2	0467h	0467h	0467h	0467h	0467h	0467h
	RTC		2	0E68h	0E68h	0E68h	0E68h	0E68h	0E68h
	MPY32		2	0285h	0285h	0285h	0285h	0285h	0285h
	DMA-3		2	0447h	0447h	0447h	0447h	0447h	0447h
	USCI_A/B		2	0C90h	0C90h	0C90h	0C90h	0C90h	0C90h
	USCI_A/B		2	0490h	0490h	0490h	0490h	0490h	0490h



Table 9. Device Descriptor Table (continued)

	Decementies	A .1.1	Size bytes	'F5438	'F5436	'F5419	'F5437	'F5435	'F5418
	Description	Address		Value	Value	Value	Value	Value	Value
	USCI_A/B		2	0490h	0490h	0490h	NA	NA	NA
	USCI_A/B		2	0490h	0490h	0490h	NA	NA	NA
	ADC12_A		2	08D0h	08D0h	08D0h	10D0h	10D0h	10D0h
Interrupts	TB0.CCIFG0		1	64h	64h	64h	64h	64h	64h
	TB0.CCIFG16		1	65h	65h	65h	65h	65h	65h
	WDTIFG		1	40h	40h	40h	40h	40h	40h
	USCI_A0		1	90h	90h	90h	90h	90h	90h
	USCI_B0		1	91h	91h	91h	91h	91h	91h
	ADC12_A		1	D0h	D0h	D0h	D0h	D0h	D0h
	TA0.CCIFG0		1	60h	60h	60h	60h	60h	60h
	TA0.CCIFG14		1	61h	61h	61h	61h	61h	61h
	USCI_A2		1	94h	94h	94h	01h	01h	01h
	USCI_B2		1	95h	95h	95h	01h	01h	01h
	DMA		1	46h	46h	46h	46h	46h	46h
	TA1.CCIFG0		1	62h	62h	62h	62h	62h	62h
	TA1.CCIFG12		1	63h	63h	63h	63h	63h	63h
	P1		1	50h	50h	50h	50h	50h	50h
	USCI_A2		1	92h	92h	92h	92h	92h	92h
	USCI_B2		1	93h	93h	93h	93h	93h	93h
	USCI_A3		1	96h	96h	96h	01h	01h	01h
	USCI_B3		1	97h	97h	97h	01h	01h	01h
	P2		1	51h	51h	51h	51h	51h	51h
	RTC_A		1	68h	68h	68h	68h	68h	68h
	delimiter		1	00h	00h	00h	00h	00h	00h



Instruments

SLAS612A-DECEMBER 9 2008-REVISED JANUARY 2009

Data Sheet Revision History

	REVISION	DESCRIPTION
	SLAS612	Initial release
Ī	SLAS612A	Removed previews of MSP430F5437IZQW, MSP430F5435IZQW, MSP430F5418IZQW

PACKAGE OPTION ADDENDUM

www.ti.com 16-Apr-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
MSP430F5418IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
MSP430F5418IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
MSP430F5419IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
MSP430F5419IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
MSP430F5435IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
MSP430F5435IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
MSP430F5436IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
MSP430F5436IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
MSP430F5437IPN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
MSP430F5437IPNR	ACTIVE	LQFP	PN	80	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
MSP430F5438IPZ	ACTIVE	LQFP	PZ	100	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
MSP430F5438IPZR	ACTIVE	LQFP	PZ	100	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
XMS430F5438IPZ	PREVIEW	LQFP	PZ	100	90	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited



PACKAGE OPTION ADDENDUM

www.ti.com 16-Apr-2009

information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

PZ (S-PQFP-G100)

PLASTIC QUAD FLATPACK

1



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated