

Atari 2600 - Television Interface Adapter (TIA)

JiggleSoft's Standard Video Generation Timing Template

As per STDx includes as included in release: atari-2600-asm-common-2.0.0-beta-0

Timing Diagram

[illegible]

NOTE:

The last line cycle 72 is the start of the display loop.

Before entering the display loop it is expected that the input latches are cleared along with the collision latches (LDA #\$02, STA VBLANK, STA CXCLR)

Any other display initialisation can then be performed e.g. resetting colours, playfield, sprite data, missile/ball enablement, etc

The branch in the code that checks the timer interrupt (BIT+BPL) will take 2, 3, 4 cycles depending on branch taken and page boundary crossed

Collision latches are cleared just before the KERNEL so that following the KERNEL (start of OVERSCAN) the rendered collision latches are valid throughout the OVERSCAN and the next VSYNC/VBLANK

The reading of controllers and the clearing of the input latches is done on the first line of OVERSCAN (cycle 11).

The timer wait (BIT+BPL) may come anytime between the VBLANK and OVERSCAN when processing is complete.

There will be some time on the last line of VBLANK and OVERSCAN before the timer is triggered and this spare time is detailed below.

There will be some time after the timer is triggered and the end of the scan line (STA WSYNC) and this spare time is detailed below

There will be some time after the timer is triggered and the end of the scan line (STA WSTINC) and this spare time is detailed below

Wait For Timer Clock Region

Timer Regions

START TIMER	APPLICATION SPECIFIC PROCESSING	WAIT FOR TIMER (SOMEWHERE ON LAST LINE)	LAST LINE PROCESSING	FREE (TO END OF LINE)	WAIT END OF LINE (WSYNC)
-------------	---------------------------------	-----------------------------------------	----------------------	-----------------------	--------------------------

Minimum / Maximum Bounds

[illegible]

Standard Extra TIA Video Macros

VID_INIT

display_loop:

VID_VSYNC

```
VID_OVERSCAN_END
VID_VSYNC_1_BEGIN
VID_VSYNC_1_END
VID_VSYNC_2_BEGIN
VID_VSYNC_2_END
VID_VSYNC_3_BEGIN
VID_VSYNC_3_END
```

VID_VBLANK

```
VID_VBLANK_BEGIN
VID_VBLANK_PENULTIMATE
VID_VBLANK_END
```

VID_VDISPLAY

VID OVERSCAN

```
VID_OVERSCAN_BEGIN
VID_OVERSCAN_ENDING
```

JMP display loop