

用于数字化 X 射线探测器的 64 通道模拟前端

查询样品: **AFE0064**

特性

- **64 个通道**
- **28.32 μ s** 最小扫描时间（包括所有 **64** 个通道的积分和数据传输）
- **7.5MHz 最大数据传输速率**
- 噪声 **824 e-RMS**（采用 **30pF** 传感器电容器，在 **1.2pC** 充电量范围）
- 积分非线性：全标度范围 (FSR) 的 $\pm 0.006\%$
- **8 种** 可调的全标度范围 (**0.13pC** [最小值] 至 **9.5pC** [最大值])
- 内置 **CDS**（信号采样 — 失调采样）
- 可选的积分升/降模式
- 低功耗：**175mW**
- **NAP**（打吨）模式：**49.5mW**
- **14mmx 14mm 128 引脚 TQFP** 封装

应用

- 数字 X 线摄影
- **CT** 扫描仪
- 行李扫描仪
- 红外光谱学

说明

AFE0064 是一款 **64** 通道模拟前端，专为适合基于平板检测器的数字 X 射线系统的要求而设计。

该器件包括 **64** 个积分器、一个用于全标度充电量 (charge level) 选择的可编程增益放大器 (PGA)、相关双采样器、**64:2** 多路复用器以及两个差分输出驱动器。

硬件可选的积分极性实现了正电荷或负电荷的积分，并在系统设计中提供了更大的灵活性。此外，该器件还具有 **TFT**（来自平板检测器的薄膜晶体管）电荷注入补偿功能。此项功能有助于最大限度地拓展器件的可用信号电荷范围。

“打吨”特性可实现大幅度的节省。在长时间暴露于 X 射线的过程中，这尤其适用于节省功率。

AFE0064 采用 **128 引脚 TQFP** 封装。

订购信息⁽¹⁾

模型	积分线性 (FS 的 %)	耗散功率	最小扫描时间 (μ s)	通道数量	封装类型	封装指示符	温度范围	订购信息	运输载体数量
AFE0064	0.006	175 mW	28.32	64	TQFP	PBK	-40 to 85°C	AFE0064IPBK	90(5+1)
								AFE0064IPBKR	1000

(1) 如欲了解最新封装及订购信息，敬请查看本文档末的“封装选项附录”，或登录 TI 网站： www.ti.com。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

版权 © 2009, Texas Instruments Incorporated
English Data Sheet: **SLAS672**

AFE0064

ZHCS314 –SEPTEMBER 2009


www.ti.com.cn



这些装置包含有限的内置 ESD 保护。

存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		VALUE / UNIT
IN <n> to VSS		–0.3 V to +VDD + 0.3 V
VDD to AGND		–0.3 V to 5 V
Digital input voltage to GND		–0.3 V to (+VDD + 0.3 V)
Digital output to GND		–0.3 V to (+VDD + 0.3 V)
Operating temperature range		–40°C to 85°C
Storage temperature range		–65°C to 150°C
Junction temperature (T _J max)		150°C
TQFP package ⁽²⁾	Power dissipation	(T _J max – T _A)/ θJA
	θJA Thermal impedance	45°C/W

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Device conforms to MSL level 3 at 260°C as per JEDEC -033.

SPECIFICATIONS

T_A = 25 to 85°C, +VDD = 3.3 V, f_{CLK} = 15 MHz for sequential mode and 3.75 MHz for simultaneous mode, scan time = 28.32 μs (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT RANGE					
Range 0			0.13		ρC
Range 1			0.25		ρC
Range 2			0.5		ρC
Range 3			1.2		ρC
Range 4			2.4		ρC
Range 5			4.8		ρC
Range 6			7.2		ρC
Range 7			9.6		ρC
Input current			30		μA
Integrator positive input voltage		1.66	1.68	1.70	V
ANALOG OUTPUT					
Differential full scale analog output	For all ranges	–(REFP-REFM)	±1.4	(REFP-REFM)	V
Output common-mode voltage (REFP+REFM)/2			1.55		

AFE0064

ZHCS314 –SEPTEMBER 2009

www.ti.com.cn

SPECIFICATIONS (接下页)

$T_A = 25$ to 85°C , $+VDD = 3.3\text{ V}$, $f_{CLK} = 15\text{ MHz}$ for sequential mode and 3.75 MHz for simultaneous mode, scan time = $28.32\text{ }\mu\text{s}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ACCURACY					
Noise in electrons referred to input of integrator	C-sensor ⁽¹⁾ = 30 pF , Range 3, $14\text{ }\mu\text{Sec}$ integration time		824		e-
	C-sensor ⁽¹⁾ = 20 pF , Range 3 $14\text{ }\mu\text{Sec}$ integration time		600		
	C-sensor ⁽¹⁾ = 30 pF , Range 3, $270\text{ }\mu\text{Sec}$ integration time		1400		
Integral nonlinearity			± 0.006		% of FSR ⁽²⁾
Analog input channel leakage current	This current is integrated and reflects as a part of offset error.		2		pA
Channel to channel full-scale error matching	For ranges 3 to 7		± 0.7		% of FSR ⁽²⁾
Offset error	Device output offset, resulting from integration of input leakage current		± 0.07		% of FSR ⁽²⁾
Channel to channel offset error matching			± 0.07		% of FSR ⁽²⁾
Integrator input offset: (difference between integrator positive and negative terminal)	Integrator input offset mean across channels		± 0.002		mV
Integrator input offset matching across channels	± 3 sigma limit of integrator input offset across channels		± 1.5		mV
Channel to channel crosstalk	Aggressor channel with full scale charge to next adjacent channel		0.08		% of FSR ⁽²⁾
EXTERNAL REFERENCE INPUT					
REFP		2.24	2.25	$+VDD - 0.85$	V
REFM		0.84	0.85	0.86	V
Input current			50		nA
P_REF output			1.68		V
P_REF current source capacity			± 1		mA
POWER SUPPLY REQUIREMENTS					
Power supply voltage, +VDD		3.2	3.3	3.6	
Power supply current	During operation		53	58	mA
	During NAP		15		mA
Power up time from NAP			10		μSec
DIGITAL INPUT OUTPUT					
Logic levels					
V_{IH}		$0.8 \times VDD$		$VDD + 0.1$	
V_{IL}		-0.1		$0.2 \times VDD$	
V_{OH}	$I_{OH} = -500\text{ }\mu\text{A}$	$VDD - 0.4$			
V_{OL}	$I_{OL} = 500\text{ }\mu\text{A}$			0.4	
TEMPERATURE RANGE					
Operating free air		0		85	$^\circ\text{C}$

(1) C-Sensor is total external capacitance seen at IN(x) pin. This includes capacitance of all the TFT switches connected to that node and the routing capacitance.


(2) FSR is full-scale range. There are eight ranges from 0.13 pC to 9.6 pC .

TIMING REQUIREMENTS

 $T_A = 0 \text{ to } 85^\circ\text{C}$, +VDD = 3.3 V

PARAMETER		MIN	TYP	MAX	UNIT
SAMPLING AND CONVERSION RELATED					
t-scan	Scan time, See 图 1, 图 7	28.3 2		See ⁽¹⁾	μSec
t1	IRST, SHR, SHS, STI high duration, See 图 1, 图 7	30			nSec
t2	Setup time, STI falling edge to first clock rising edge, See 图 1, 图 7	30			nSec
t2	Setup time, IRST falling edge to first clock rising edge, See 图 1, 图 7	30			nSec
t3	Delay time, 133 rd clock rising edge to SHR rising edge, See 图 1, 图 7	400			nSec
t4	Delay time, SHR rising edge to INTG rising edge, See 图 1, 图 7	30			nSec
t5	INTG high duration (TFT on time), See 图 1, 图 7	14		See ⁽²⁾	μSec
t6	Delay time, INTG falling edge to SHS rising edge, See 图 1, 图 7	4.5			μSec
t7	Delay time, SHS rising edge to IRST rising edge, See 图 1	30			nSec
t8	Delay time, SHS rising edge to STI rising edge, See 图 1, 图 7	30			nSec
t9	Hold time, STI falling edge to IRST falling edge, See 图 1, 图 7	10			nSec
In sequential mode	Clock (CLK) frequency	1		15	MHz
In simult mode		0.25		3.75	
	OUTP or OUTM settling time to 16 bit accuracy with 30 pF load and full scale step			375	nSec
	OUTP or OUTM settling time to 16 bit accuracy with 15 pF load and full scale step			250	nSec

- (1) See max specification for t5 and minimum specification for CLK frequency. Also see the section Running the Device at Higher Scan Time.
- (2) There is no real limit on maximum integration time, however as integration time increases the offset value changes due to integration of leakage current (2 pA typical) also the 1/f noise contribution to output increases, refer to the typical noise numbers at 14 and 270 μSec integration time in the Specifications table and also see 图 28.

DEVICE INFORMATION
PIN ASSIGNMENTS

PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NUMBER	NAME		
ANALOG INPUT PINS			
113..128	IN<0>... IN<15>	I	Analog input channels from 0 to 63
1.. 48	IN<16>... IN<63>	I	
DIFFERENTIAL ANALOG OUTPUT PINS			
84	OUTP-0	O	Driver 0-analog output positive terminal
83	OUTM-0	O	Driver 0-analog output negative terminal
Driver 0 outputs analog data for channels 31 to 0			

PIN FUNCTIONS (接下页)

PIN		I/O	DESCRIPTION
NUMBER	NAME		
78	OUTP-1	O	Driver 1-analog output positive terminal
77	OUTM-1	O	Driver 1-analog output negative terminal
Driver 1 outputs analog data for channels 63 to 32			
Note that the device output is differential (OUTP-OUTM) with common mode of (OUTP+OUTM)/2			
REFERENCE			
105	REFP	I	Positive reference input
104	REFM	I	Negative reference input
Decouple REFP and REFM terminals to VSS with suitable capacitor and use low noise reference, noise on these terminals will add to noise at output terminals.			
112	EXT_C	O	Terminal available for decoupling internally generated integrator common-mode voltage (1.68 V). Decouple this pin to VSS with 1 μ F ceramic capacitor. Internally connected to +ve terminals of all 64 integrators.
50	P_REF	O	Internally generated 1.68 V reference output available for referencing photodiode cathodes.
CONTROL PINS			
63	STO	O	Delayed ST for cascading next ASIC
64	EOC	O	End of data shifting, EOC is low during data read.
66	INTG	I	Filter bandwidth control for Signal sample (SHS). Filter BW is high when this signal is high and filter BW is low when this signal is low. Typically this signal should go high with TFT switch turn on and should go low \sim 0.5 μ Sec after TFT switch off.
67	IRST	I	Resets the integrator capacitors on rising edge of this input.
68	SHS	I	Device samples 'signal' level of integrator output(0 to 63) onto the respective CDS on rising edge of this input.
69	SHR	I	Device samples 'reset' level of integrator output (0 to 63) onto the respective CDS on rising edge of this input.
70	CLK	I	For simultaneous mode: Device serially outputs the analog voltage from each integrator channel on each rising edge of CLK.
			For sequential mode: Device serially outputs the analog voltage from each integrator channel on every fourth rising edge of CLK.
88	PDz	I	Low level puts device in powerdown mode.
89	NAPz	I	Low level puts device in NAP mode, this is useful for power saving during X-ray exposure period.
92	ENTRI	I	High on this pin enables 3-state of analog output drivers after shift out of data for all 64 channels.
97	STI	I	Rising edge resets the channel counter. Falling edge enables data transfer on OUTP and OUTM terminals.
PGA-I/P RANGE SELECTION			
94	PGA-2	I	Selects eight different analog input ranges. Three bit word with these three bits represents binary number corresponding to Analog Input Range. PGA-2 is MSB and PGA-0 is LSB. Example 000 is range 0 and 100 is range 4.
95	PGA-1	I	
96	PGA-0	I	
MODE SELECTION			
93	INTUPz	I	High level selects 'integration-down' mode. In this mode device integrates positive pixel current into each channels, starting from reset level (REFP) down to REFM low level selects 'integration-up' mode. In this mode the device integrates negative pixel current into each channel, starting from reset level (REFM) up to REFP.
98	SMT-MD	I	High level selects simultaneous mode. Device outputs data simultaneously on both differential output drivers OUTP-OUTM<0> and OUTP-OUTM<1> in this mode. Low level on this input selects sequential mode. In this mode device output data for driver 0 is skewed by two clocks from driver 1. This is useful when a two channel multiplexed ADC is used after AFE.
POWER SUPPLY			
53, 55, 60, 61, 75, 81, 87, 100, 106, 108	VDD	I	Device power supply

PIN FUNCTIONS (接下页)

PIN		I/O	DESCRIPTION
NUMBER	NAME		
49, 51, 52, 54, 59, 62, 65, 71, 73, 74, 76, 79, 80, 82, 85, 86, 90, 91, 99, 101, 102, 103, 107, 109, 110	VSS	I	Ground for device power supply
TFT CHARGE INJECTION COMPENSATION			
72	DF-SM	I	Digital control to dump compensation charge on integrator capacitor; this is useful to nullify the effect of pixel TFT charge injection.
56	VT-A	I	External voltage to control the amount of charge dump for TFT charge injection compensation. Charge dump = (V-voltage at 'EXT_C')*0.857 pC where V is external voltage at pins 56, 57. Short pins 56 and 57 externally and apply external voltage for charge injection compensation.
57	VT-B	I	
NC PINS			
58, 111			These pins should be connected to VSS.


DESCRIPTIONS AND TIMING DIAGRAMS

图 1. Integrator Channel Schematic

图 1 shows the typical schematic of an integrator channel. As shown, each integrator has a reset (IRST) switch which resets the integrator output to the 'reset-level'. The device integrates input current while this switch is open. There are two sample and hold circuits connected to each integrator output. SHR samples integrator reset level output and SHS samples integrator output post integration of signal charge. The device subtracts the SHR sample from the SHS sample. The difference is then available at device output in a differential format. This action is called 'Correlated Double Sampling' (CDS). CDS removes integrator offset and low frequency noise from device output.

Each sample and hold has a built-in low pass filter. This filter limits sampling bandwidth so as to limit sampled noise to an acceptable level. Detailed functioning of individual blocks is described further with timing diagrams.




图 2. Integration and Data Read

As shown in 图 2, the device performs two functions, 'Integration' and 'Data Read' during each scan (indicated by 't-Scan'). Signals IRST, SHR, SHS, INTG, CLK control 'Integration Function' and STI, CLK control 'Data Read Function'. EOC is a device output and a low level on the EOC pin indicates a data read is in progress.

Charge Integration

Integration function consists of two phases namely 'Reset' and 'Integration'.

IRST rising edge starts the 'Reset' phase which ends with SHR rising edge. 图 3 shows the detailed timing waveform for the reset phase.




图 3. Timing Diagram Showing Details of Reset Phase

In this phase the device resets all 64 integration capacitors. This reset-level voltage depends on the integration mode (selected by the INTUPz pin). Integrator output is reset to REFM for 'integration-up' mode and is reset to REFP in 'integration-down' mode. Note that the integrator reset switch is on from IRST rising edge to the end of the 32nd clock for sequential mode and up to the 8th clock for simultaneous mode. SHR and filter bypass switches (see 图 1) are on right from IRST rising edge to the 64th clock falling edge.

In this period, the reset sample capacitor is tracking the integrator output voltage. On the 64th CLK falling edge, the filter bypass switch is opened. This kicks in the low pass filter. The filter has a fixed time constant of 1 μ Sec (160 kHz BW). The device samples and holds (SHR switch opens) the integrator reset output at rising edge of SHR. The low pass filter cuts off high frequency noise during sampling.




图 4. Timing Diagram Showing Details of Integration Phase

Here after the integration phase starts. The device integrates pixel charge during on time of the external TFT switch. The device integrates pixel charge starting from the reset level (as described previously).

In integration up mode, the integrator output moves up from REFM (reset level). As shown in the Specifications table there are 8 different ranges for the integrator. For any range, the device can linearly integrate input charge until the integrator output reaches REFP.

In integration down mode, the integrator output moves down from REFP (reset level). For any analog input range, the device can linearly integrate input charge until the integrator output reaches REFM.

It is clear that the linear output range for the integrator is 'REFP-REFM' volts. One can calculate the integrator feedback capacitor with formula; $Q = CV$. Here Q is the specified charge for range '0 to 7' and V is the linear output range of the integrator (REFP-REFM). Refer to 表 1 for more details.

It is recommended to assert (pull high) the INTG signal along with TFT switch turn on. Note that the TFT switch is external to the device, and the device still integrates without the INTG signal. INTG can be held high for 0.5 μ Sec after TFT switch turn off. This makes sure the SHS low pass filter is bypassed all through integration and for 0.5 μ Sec after integration. This extra 0.5 μ Sec ensures charge injection during TFT switch turn off is settled and the SHS sampling capacitor is tracking the integrator output. As shown in 图 4, the device turns on the LPF on the falling edge of INTG. Like SHR sampling, this filter has a 1 μ Sec time constant (160kHz BW), and it cuts off high frequency noise during sampling. Timing 't6' in the Timing Requirements table specifies that the settling of voltage on the SHS capacitor is close to the 16 bit level while filter BW is low.

On the rising edge of SHS, the device samples and holds integrator output voltage on the correlated double sampler (CDS). The CDS output voltage is proportional to the difference of the 'SHS' and 'SHR' samples. This scheme removes offset and noise coming from integrator reset. The integration phase ends with the SHS falling edge and data corresponding to all 64 channels is ready to read during the next 'scan'.

Data Read:

Device output is differential even though the integrator output (internal to device) is single ended. Here is the relation between integrator output and AFE0064 output (OUTP and OUTM):

Case 1: (Integrator up mode, INTUPz = 0)

As explained before the device samples the integrator output twice, Reset sample (SHR) and Signal sample (SHS).

$$V_{OUTM} = REFM + (V_{SHS} - V_{SHR})$$

$$V_{OUTP} = REFP - (V_{SHS} - V_{SHR})$$

Case 2: (Integrator down mode, INTUPz = 1)

As explained before the device samples the integrator output twice, Reset sample (SHR) and Signal sample (SHS).

$$V_{OUTM} = REFP + (V_{SHS} - V_{SHR})$$

$$V_{OUTP} = REFM - (V_{SHS} - V_{SHR})$$

The differential output from the AFE0064 rejects common-mode noise from the board helping to maximize noise performance of the system. The following table provides details of integrator feedback ranges, feedback capacitor, and corresponding AFE0064 output at zero and full scale input charge.

表 1. AFE0064 Range Selection to Device Analog Output Mapping

REFP	2.25	REFP-REFM	1.4							
REFM	0.85									
			INTEGRATE UP MODE (INTUPz=0), e− counting				INTEGRATE DOWN MODE (INTUPz=1), hole+ counting			
			At 0 charge I/p		At FS charge I/p		At 0 charge I/p		At FS charge I/p	
Range	Typical FS Charge Range (Qr) pC	Int FB Cap= (Qr)/ (REFP-REFM) ... pF	OUTP	OUTM	OUTP	OUTM	OUTP	OUTM	OUTP	OUTM
0	0.13	0.0929	2.25	0.85	0.85	2.25	0.85	2.25	2.25	0.85
1	0.25	0.1786								
2	0.5	0.3571								
3	1.2	0.8571								
4	2.4	1.7143								
5	4.8	3.4286								
6	7.2	5.1429								
7	9.6	6.8571								

The following section provides detailed timing of data read. There are two output drivers. Data for channel number 63 to 32 is available on output driver 1 and data for channel number 31 to 0 is available on output driver 0. Data from two drivers can be available simultaneously or sequentially depending on the status of pin SMT_MD.




图 5. Device Data Read in Sequential Mode (SMT_MD = 0)

A high pulse on STI activates the data read function and resets the channel counter to zero. As shown in 图 5, the device outputs the analog voltage from channel 63 on the first rising edge of CLK after STI falling edge. Channel 63 to 32 data is available on the OUTP<1> and OUTM<1> terminals. Next the lower output channel is connected to the output after four clocks.

Data on the OUTP<0> and OUTM<0> terminals is skewed by two clocks with respect to OUTP<1> and OUTM<1>. Channel 31 to 0 data is available on the OUTP<0> and OUTM<0> terminals.

The skew between the two output drivers allows the user to connect a two channel multiplexed input ADC to the AFE output.

The device output goes to 3-state after all of the data on the particular differential output driver (0 or 1) is transferred, if ENTR1 is tied to high level. Otherwise, both differential output drivers stay at output common-mode voltage after data transfer.

Maximum Data Transfer Rate: As shown in 图 5, the device outputs new channel data on every alternate rising edge of the clock. Effectively the data transfer rate is one-half of the clock speed. The maximum data transfer rate is 7.5 MHz as the device supports a maximum 15 MHz clock frequency.




图 6. Device Data Read in Simultaneous Mode (SMT_MD=1)

A high level on the 'SIMULT_MODE' pin selects simultaneous mode. the device outputs data simultaneously on both differential output drivers OUTP-OUTM<0> and OUTP-OUTM<1> in this mode. This means the device outputs both Ch31 and Ch63 outputs on the first rising edge of the clock, Ch30 and Ch62 on the 2nd rising edge and so on. This mode is useful when two separate single channel ADCs or one simultaneous sampling ADC is used to digitize OUTP-OUTM<0> and OUTP-OUTM<1>. Unlike sequential mode, simultaneous mode needs only 33 clocks to read all 64 channels of data. In this case the output data transfer rate per output driver is the same as the clock frequency. The device can work at a maximum clock frequency of 3.75 MHz.

Running the Device at Minimum Scan Time:

Minimum scan time is achieved if a data read overlaps the reset phase (as shown in 图 1). This can be done if an IRST rising edge and STI rising edge occur simultaneously. It is recommended to stop the clock after the device receives 133 clocks after STI falling edge, if sequential mode selected (or 33 clocks if simultaneous mode is selected). It is possible to keep the clock free running throughout the scan, but it can potentially deteriorate noise performance. With $t\text{-scan (min)} = t_1 + t_2 + 132 (t\text{-clk}) + t_3 + t_4 + t_5 + 0.5\mu\text{Sec} + t_6 + t_7$ and all timing values used are the minimum specified values, then $t\text{-scan (min)} = 28.32 \mu\text{Sec}$.

Running the Device at Higher Scan Time (for lesser frame rate):

It is possible to run the device at a higher scan time to achieve a lesser frame rate without affecting performance. (Note that violating the maximum limits on the specified timings and also the minimum specification on the clock frequency results in charge leakage on the integration or CDS capacitors. This causes additional offset and gain errors.)




图 7. Device Operation at Higher Scan Times (sequential mode shown, however the same is possible for simultaneous mode)

As shown in 图 7, a data read can be started by issuing a STI pulse after SHS and well before IRST. In this case the device goes into a 'wait' state after the data read is complete. The device remains in this wait state until it receives IRST and STI rising edges. Note that the clock can be stopped (or kept running) in the wait state however it is necessary to provide an additional 133 or 33 clocks after IRST falling edge depending on sequential or simultaneous mode selection respectively. It is recommended to stop the clock after the device receives 133 or 33 clocks depending on mode selection until the next STI pulse. This helps to get maximum SNR from the device. However it is allowed to use a free running clock.

Cascading Two AFE0064 Devices to Scan 128 Channels:

It is possible to cascade two AFE0064 devices to scan 128 channels. This feature is useful for sequential mode and allows the use of a 4 channel, multiplexed input ADC for two AFEs.

In that case, STO of device 1 is connected to STI of device 2. Other control pins (INTG, IRTS, SHR, SHS, CLK) of both devices are connected to each other.

As shown in figure 8, STO falling edge is delayed by one clock from STI falling edge. (STO falling edge aligns with first clock falling edge.) Device 2 data out starts with the second clock rising edge (the first CLK rising edge after STI falling edge for device 2). Effectively, data from the four output drivers of the two devices is presented on every rising edge in the following sequence:

- Clock 1,5,9...: OUT-1 of Device 1
- Clock 2,6,10...: OUT-1 of Device 2
- Clock 3,7,11...: OUT-0 of Device 1
- Clock 4,8,12...: OUT-0 of Device 2

Note this output sequence when connecting a multiplexed input ADC at a device output.




图 8. Data Read with Two Devices in Cascade

This mode allows the use of a single, four channel, 15 MHz (or more) ADC for digitizing the data from 128 channels in single scan. In this mode the effective maximum data transfer rate is 15 MHz.

TFT Charge Injection Compensation: The AFE0064 allows compensation for the charge injected by the TFT during turn on and turn off. During turn on, typically a TFT injects a positive charge forcing the integrator output below zero. One way to handle this is to allow negative swing on the integrator. In that case the pixel charge is integrated from the –ve value resulting from TFT charge injection. For this scheme the device output dynamic range covers all voltage levels starting from fixed –ve voltage arising from maximum anticipated charge injection to maximum positive voltage from the integrator. This can result in loss of dynamic range in the case where TFT charge injection is less than the maximum anticipated charge injection.

To overcome this problem, the AFE0064 provides a special feature to compensate for positive or negative charge during TFT turn on and opposite polarity charge during TFT turn off. The user can adjust the compensation charge with the help of external voltage on the VTEST-A and VTEST-B pins.




图 9. TFT Charge Injection Compensation Scheme

As shown in 图 9, the TFT injects a charge during turn on and an opposite polarity charge during turn off. (For this example the injected charge during TFT turn on is positive.) This drives the integrator output –ve. Depending on the magnitude of the injected charge, the integrator may saturate or may be within linear range. The device starts integration from this –ve output voltage. At the end of integration the device sees an opposite polarity charge injection roughly of the same magnitude. This opposite polarity charge may or may not nullify the initial injected charge depending on whether the integrator was still within linear range or there was charge leakage due to integrator output saturation. The voltage at pins 56, 57 can be adjusted so that the compensation charge equals the TFT injected charge with opposite polarity. This nullifies the TFT injected charge both during turn on and turn off, to always keep the integrator in the linear region. So for the positive charge injection during TFT turn on, inject a –ve compensation charge. For this, the voltage at pins 56,57 needs to be set below the voltage at 'EXT_C'. The device injects the charge on the falling edge of the DF_SM signal. The compensation charge formulas are:

$$\text{Compensation charge for TFT turn on} = (V \text{ at pins 56,57} - V_{\text{'EXT_C'}}) \times 0.857 \text{ pC}$$

$$\text{Compensation charge for TFT turn off} = -(V \text{ at pins 56,57} - V_{\text{'EXT_C'}}) \times 0.857 \text{ pC}$$

Select voltage at pins 56,57 higher than the voltage at 'EXT_C' for compensating –ve charge during TFT turn on.

The device always injects an equal and opposite compensation charge at the rising edge of the DF_SM signal.

Allowing Limited Hole Counting (+ve charge) for Applications with Electron Counting (–ve charge) and Vice a Versa:

The charge compensation scheme can be used to offset the integrator output at the start of integration so as to allow a linear charge range in both directions. As discussed previously (refer to 图 9), it is possible to inject a fixed +ve or –ve charge at the start of integration. The device can integrate up or down starting from this offset level. Note the integrator output is linear within the bounds of REFM and REFP. One can calculate the offset charge at integration start as $Q_{\text{comp}} = (V \text{ at pins 56,57} - V_{\text{'EXT_C'}}) \times 0.857 \text{ pC}$.

The resulting integrator o/p offset voltage in the case of integration up or down is given by the following formula:

In the case of integration up:

$V_{\text{int_off}} = \text{REFM} - (Q_{\text{comp}} \times \text{Int FB cap})$ — Refer to 表 1 for the Int FB cap for the selected range. Q_{comp} is negative for integration up, so that the integration output has a positive offset allowing headroom for hole counting.

In the case of integration down:

$V_{\text{int_off}} = \text{REFP} - (Q_{\text{comp}} \times \text{Int FB cap})$ — Refer to 表 1 for the Int FB cap for the selected range. Q_{comp} is positive for integration up, so that the integration output has a negative offset allowing headroom for electron counting.

As shown in 图 10, DF_SM rising edge is pushed after SHS rising edge. This avoids opposite charge injection which can corrupt integrator output.




图 10. Handling Bipolar Charge Range Using Charge Injection Scheme

Note the relation between the integrator output and AFE0064 output (OUTP and OUTM) described in the Data Read section.

TYPICAL CHARACTERISTICS

**HISTOGRAM OF OUTPUT OFFSET DRIFT WITH +VDD
SUPPLY VARIATION**




图 11.

**HISTOGRAM OF OUTPUT OFFSET DRIFT WITH FREE-AIR
TEMPERATURE**




图 12.

HISTOGRAM OF GAIN ERROR VARIATION WITH +VDD




图 13.

**HISTOGRAM OF GAIN ERROR DRIFT WITH FREE-AIR
TEMPERATURE**




图 14.

TYPICAL CHARACTERISTICS (接下页)

**GAIN ERROR
VS
RANGE**




图 15.

**CHANNEL TO CHANNEL CROSSTALK
VS
CHANNEL NUMBER**




图 16.

**SCAN TO SCAN CROSSTALK
VS
CHANNEL NUMBER**




图 17.

**COUNT OF CHANNELS
VS
LEAKAGE CURRENT DRIFT WITH +VDD**




图 18.

TYPICAL CHARACTERISTICS (接下页)




图 19.




图 20.




图 21.




图 22.

TYPICAL CHARACTERISTICS (接下页)




图 23.




图 24.




图 25.




图 26.

TYPICAL CHARACTERISTICS (接下页)




图 27.




图 28.




图 29.




图 30.





图 31.

APPLICATION INFORMATION

INTERFACING FLAT PANEL DETECTOR (FPD)


The following figure shows interfacing a flat panel detector to an AFE0064. The flat panel detector is a matrix of pixels. Each pixel consists of a photo diode and Thin Film Transistor switch. All of the pixels in a single row (or column depending on the convention used) are connected to a single bus. This bus interfaces with a single integrator. There is a separate integrator channel per row.

On X-Ray exposure (converted to light with scintillator) individual photo diodes acquire a charge proportional to incident light intensity. This charge is sampled in self capacitance of the photo diode. The columns are scanned one by one and the AFE0064 converts an individual photo diode charge into a proportional voltage.



ADC INTERFACE WITH AFE OUTPUT

Each AFE0064 has two differential output drivers as mentioned previously. AFE allows cascading of two devices which can work together like a single 128 channel device. Refer to [Figure 8](#) for the timing diagram.



Contact TI sales for suitable ADC.

图 32. Typical Schematic Showing Four Channel ADC Interface with Two AFEs

RESETTING THE FPD PANEL

It is possible to reset the photo diodes using IRST. The integrator acts like a unity gain buffer during reset and the device can source or sink 50 μ A through each of the 64 input pins while in the reset phase. For example, to reset a 10 pC charge it requires $10\text{pC}/50\mu\text{A} = 1/5 \mu\text{Sec}$.

Refer to 图 3 for the reset timing details. The device is in the reset phase for 32/8 clocks after IRST rising edge in sequential/simultaneous mode respectively. The reset duration is controlled by selecting a clock speed or holding one of the 32/8 clocks for the required time in sequential/simultaneous mode respectively.

重要声明

德州仪器(TI) 及其下属子公司有权在不事先通知的情况下, 随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合TI 标准保修的适用规范。仅在TI 保证的范围内, 且TI 认为有必要时才会使用测试或其它质量控制技术。除非政府做出了硬性规定, 否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何TI 专利权、版权、屏蔽作品权或其它与使用了TI 产品或服务的组合设备、机器、流程相关的TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是TI 的专利权或其它知识产权方面的许可。

对于TI 的产品手册或数据表, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制信息的过程中对内容的篡改属于非法的、欺诈性商业行为。TI 对此类篡改过的文件不承担任何责任。

在转售TI 产品或服务时, 如果存在对产品或服务参数的虚假陈述, 则会失去相关TI 产品或服务的明示或暗示授权, 且这是非法的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

TI 产品未获得用于关键的安全应用中的授权, 例如生命支持应用(在该类应用中一旦TI 产品故障将预计造成重大的人员伤亡), 除非各方官员已经达成了专门管控此类使用的协议。购买者的购买行为即表示, 他们具备有关其应用安全以及规章衍生所需的所有专业技术和知识, 并且认可和同意, 尽管任何应用相关信息或支持仍可能由TI 提供, 但他们将独力负责满足在关键安全应用中使用其产品以及TI 产品所需的所有法律、法规和安全相关要求。此外, 购买者必须全额赔偿因在此类关键安全应用中使用TI 产品而对TI 及其代表造成的损失。

TI 产品并非设计或专门用于军事/航空应用, 以及环境方面的产品, 除非TI 特别注明该产品属于“军用”或“增强型塑料”产品。只有TI 指定的军用产品才满足军用规格。购买者认可并同意, 对TI 未指定军用的产品进行军事方面的应用, 风险由购买者单独承担, 并且独力负责在此类相关使用中满足所有法律和法规要求。

TI 产品并非设计或专门用于汽车应用以及环境方面的产品, 除非TI 特别注明该产品符合ISO/TS 16949 要求。购买者认可并同意, 如果他们在汽车应用中使用任何未被指定的产品, TI 对未能满足应用所需要求不承担任何责任。

可访问以下URL 地址以获取有关其它TI 产品和应用解决方案的信息:

产品	应用		
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	http://www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	http://www.ti.com.cn/dataconverters	消费电子	www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com.cn/energy
DSP - 数字信号处理器	http://www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	http://www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	http://www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	http://www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	http://www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	http://www.ti.com.cn/microcontrollers	无线通信	www.ti.com.cn/wireless
RFID 系统	http://www.ti.com.cn/rfidsys		
RF/IF 和 ZigBee® 解决方案	www.ti.com.cn/radiofre		
TI E2E 工程师社区	http://e2e.ti.com/cn/		

邮寄地址: 上海市浦东新区世纪大道 1568 号, 中建大厦 32 楼 邮政编码: 200122
Copyright © 2011 德州仪器 半导体技术(上海)有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
AFE0064IPBK	ACTIVE	LQFP	PBK	128	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AFE0064	Samples
AFE0064IPBKR	ACTIVE	LQFP	PBK	128	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AFE0064	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PBK (S-PQFP-G128)


PLASTIC QUAD FLATPACK



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-026

PBK (S-PQFP-G128)

PLASTIC QUAD FLAT PACK



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - D. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司