

Jiamin Gan (Jimmy)

(585)-489-0306 • jimmy_gan@berkeley.edu

EDUCATION

University of California, Berkeley	BERKELEY, CA
<i>Master of Engineering, EECS – Physical devices and Integrated Circuits</i>	<i>Anticipated May 2024</i>
University of Rochester	ROCHESTER, NY
<i>Bachelor of Science, Electrical and Computer Engineering</i>	
<i>Bachelor of Science, Computer Science</i>	<i>May 2023</i>
• GPA: 3.96/4.00	

EXPERIENCE

Expedita Inc.	Santa Clara, CA
<i>Internship – RTL Design and Verification</i>	<i>June 2022 – August 2022</i>
<ul style="list-style-type: none">• Tested and debugged a switch fabric with AMBA buses, developed an automated script and an RTL checker• Integrated a new IP for clock unit, interfaced using APB buses and control/status registers• Verified floating-point unit using direct programming interface, developed C behavioral models• Worked on a new AI accelerator architecture and synopsys-based ASIC design flow	
University of Rochester	ROCHESTER, NY
<i>Senior Design – Xilinx FPGA Implementation of AI Accelerator</i>	<i>January 2023 – May 2023</i>
<ul style="list-style-type: none">• Implemented open sourced Nvidia Deep Learning Accelerator on KV260 using Xilinx Vivado design suit• Cooperate with teammate to develop corresponding Petalinux operating system	
University of Rochester	ROCHESTER, NY
<i>Research Assistant – Exploring Possible SoC Architectures</i>	<i>January 2023 – May 2023</i>
<ul style="list-style-type: none">• Assisted Quantum Inspired Computing circuit design• Looked into ARM SoC architecture, Synopsys UVM library for AMBA buses verification	

SELECTED COURSEWORK

Intro to VLSI	Integrating Design & Analysis	Electronic Devices & Circuits
Multiprocessor Arch	Mechatronics and Embedded Systems	Login Design
Computer Organization	Parallel & Distributed Systems	Operating System

SELECTED PROJECT

- **Cadence VLSI simulation**
Used Cadence Virtuoso to simulate VLSI interconnect behaviors, analyzed the parasitic effects and power/clock distribution problems
- **MIPS CPU using Verilog**
Used Verilog to construct a pipelined MIPS CPU that can execute MIPS instructions and executables compiled from C, simulated using Verilator

SKILLS

- Strong experience working with **System Verilog, C, Python, Cadence Virtuoso**
- Experienced in RTL development and waveform debugging using Synopsys tools
- Strong background in computer science and general programming, can easily pick up a new language in hours
- Familiar with Linux shell, good at writing shell scripts for higher productivity
- Good communication skills, repository organization with Git, strong report ability using LaTeX
- Language skills: Mandarin (native), English (fluent), Japanese (conversational)