

9.1.0 SCOPE

This document establishes the performance requirement and recommended test for the 6.9KV Power Electronics Gating Module identified as:

DS5220PEG

This specification will check the output tolerances based on a known input.

9.2.0 Test Equipment and Documentation

9.2.1 Standard Equipment Required

The following instrumentation is needed:

- (a) 2 channel oscilliscope ≥100 MHZ badnwidth.
- (b) 0-2 Amp AC ammeter.
- (c) A signal generator capable of delivering a pulse train consisting of square pulses of variable width and 22.22 KHZ frequency. The pulse train period shall be 16.67 MS.

9.2.2 Special Equipment Required

(a) AC Source:

This module is designed to operate with a voltage stabilizing transformer input. It is preferred that such a source (rated 250 VA or greater) be used to test this module.

If a standard transformer is used, it should not droop more than 2%.

$$\boxed{\text{Droop} = \left(\frac{V_{\text{NL}} - V_{\text{FL}}}{V_{\text{NL}}}\right) (100\%)}$$

The transformer must have an output of 240V, 60HZ with center tap.

9.3.0 Pin Connections

(a) AC Power:

L1 to AC1 L2 to AC2 Center tap to TB1-1

Ground all four terminals of TBL

			······································			
REV. 1	REV. 4	₽ €V. 7	DL119 BUEL	ENGINEER	GENERAL ELECTRIC	POWER ELECTRONICS
AEV. 2	REV.5	ISSUED 3 -				GATING MODOLE
AEV. 3	REV. 6	MADE BY	W. Hylton		SALEM, VA. U.S.A.	DS5220PEG CONT. ON SH. 9AB SH. NO. 9AA

9.3.0 Pin Connections (continued)

(b) Ribbon Header (JA):

Gate input signal to JA1
Gate input common to JA4
Overvoltage input signal to JA10
Overvoltage common to JA8
JA8 and JA10 should be shorted together and to COM when not in use.

(c) Gate Output:


Connect gate pulse transformer loads to Plug JE. Positive gate current will flow out of JE-2 and return thru JE-1. Do not ground the load circuit externally.

(d) Overvoltage Relay Contacts:

Connect ohmmeter to JD1 and JD2. Polarity is unimportant.

9.4.0 Setup and Initial Loading

(a) Connect as shown on the test elem. (Fig. 1)



Cl is charged to 170 volts DC upon application of power. When power is removed, the cap requires two minutes to discharge to 50 volts and approximately ten minutes to discharge completely. The danger area encompasses the entire module including the HPTP card. Before handling, make sure that Cl is discharged. Cl may be discharged in two seconds by shorting with a 500 A resistor.

REV. 1	REV. 4	PRINTS TO	ENGINEER	GENERAL ELECTRIC	POWER ELECTRONICS
MEV. 2	REV.5	ISSUED 3-27-24	-	SESENAL SELECTRIC	
REV. 3	AEV. 6	MADE BY J. W. Hylton		SALEM, YA, U.S.A.	DS 52 20PEG CONT. ON SH. 9AC SH. NO. 9AB

9.5.0

9.5.1 Gate Command Signal




Fig. 9-2 Input Pulse Train




Fig. 9-3 Input Pulse

REV. 1	AEV. 4	PEV. 7 PRINTS	a 1161-	SENERAL () ELECTRIC	POWER ELECTRONICS GATING MODULE
REV. 2	MEV. 5	ISSUED 3-27-8			
REV. 3	REV. 6	MADE NY J.W. Hylton	n	SALEM, VALU,S.A.	DS5220PEG CONT. ON SH. 9AD SH. NO.9AC







Fig. 9-4 Normal Gate Input and Output

REV. 1	PEV. 4	PAINTS TO ENGIN	GENERAL DELECTRIC	POWER ELECTRONICS
REV. 2	REV. 5	ISSUED 3-27-84		DS5220PEG
REV. 3	REV. 6	MADE BY J. W. Hylton	SALEM, VA. U.S.A.	CONT. ON SH. 9AE SH. NO. 9AD



- 9.6.0 Test Procedure
- 9.6.1 Preliminary Inspection

The element shall be inspected prior to application of power to verify that it is assembled according to assembly drawing.

- 9.6.2 Initial Checks
 - (a) Remove fuses FU1 and FU2
 - (b) Apply AC input power
 - (c) AC input current should be <u>€ 0.2 A</u>
 - (d) All LED's should be off
 - (e) Voltage regulator levels:

All voltages referenced to COM (TPS)

	1	Limits		
Regulator	TP	From	To	
P15	4	+14.9V	+15.10	
N15	6	-14.6V	-15.40	
PR10	7	+9.97V	+10.03V	

- (f) O.V. Alarm Relay (K1) Contacts, JD1-JD2 should be open
- (g) Remove AC power
- (h) Replace FUl and FU2
- (i) Apply AC input power
- (j) AC input current should be < 0.2A
- (k) LED's:

OV Fire (CR50) - off Fire (CR51) - off IMOK (CR52) - On

(1) OV Relay, Kl

JD1-JD2 should be less than 1Λ .

REV. 1	REV. 4	PRINTS TO DL119	ENGINEER	GENERAL ELECTRIC	POWER ELECTRONICS GATING MODULE
REV. 2	MEV. 6	155UED J-27-84			DS522OPEG
REV. 3	REV. 6	J. W. Hylton		SALEM, VA. U.S.A.	CONT. ON SH. 9AG SH. NO. 9AF

9.6.4 Output Gate Check

- (a) Apply input gate command signal pulse train as shown in Figures 2 and 3.
- (b) Output pulse (Igate) as measured with current probe shall be outside the shaded area shown in Figure 4.
- (c) LED's:

```
OV Fire (CR50) - off
Fire (CR51) - on
IMOK (CR52) - on
```

- (d) There shall be no current glitches of≥4MA between pulse trains.
- (e) Remove input gate command signal.

9.6.5 Overvoltage Gate Check

- (a) Apply the overvoltage command signal as specified in paragraph 9.3.0 (B) and Figure 5.
- (b) Output (Igate) shall be as shown in Fugure 6.
- (c) LED's:

```
"OV Fire" (CR50) - on
"Fire" (CR51) - off
IMOK (CR52) - on
```

- (d) Remove the overvoltage command signal (CR50) "OV Fire" shall remain on.
- (e) Press pushbutton SW1 (reset). CR50 shall go off and remain off.

END OF TEST

and the

PEV. 1	REV. 4	REV. 7	PRINTS TO	ENGINEER	GENERAL ELECTRIC	FOWER ELECTRONICS GATING MODULE
REV. 2	AEV. 5	ISSUED J -2	7-84			
REV. 3	REV. 6	MADE BY J. W	. Hylton	<u></u>	SALEM, VA. U.S.A.	DS5220PEG CONT.ON SH. 9AH SH. NO. 9AG

