

REV NO.	
P24B-AL-4837	
CONT ON SHEET 2	SH NO. 1

TITLE

TEST SETUP FOR LOAD LIMIT P.C. BOARD

FIRST MADE FOR 872D490 G-2 & G-3 Rev PL PJB 4-19-84

GENERAL DESCRIPTION

The function of this board is to limit the signal to the valve position loops if a load limit is called for. The board has an operational amplifier. The operational amplifier then feeds a transistor amplifier (used only for current amplification.)

An input bias feeds the amplifier to keep its output at approximately +5 volts when the other inputs are at their non-limiting values.

Load may be limited either by turning the load limit potentiometer on the control panel or via a relay contact closing. Turning the load limit potentiometer applies an output to the load limiting amplifier to decrease its output, thereby limiting the signal to the valve position loops. A biasing network allows the customer to set the voltage at TP6, which becomes an input to the amplifier when the contact closes. Assuming that the load limit potentiometer is turned all the way to ground potential (0 volts input), the customer may limit load by energizing the relay to close the contact mentioned above. This applies the pre-selected bias to decrease the amplifier output and limits the valve position signal. With the other load limiting input at 0 volts, diode CR8 will be reverse biased and a voltage comparator will activate to energize a relay which locks in the customer-selected bias. Thus, the selected bias can be removed only by de-activating the voltage comparator. This is done by turning the load limit potentiometer until CR8 becomes forward biased. At this time VC1 will turn off to de-energize the relay which causes the appropriate contact to open and lock out the customer bias input. The load limit potentiometer may then be turned back to zero to remove the limiting bias.

REVISIONS

REV 4.72
1/10/71
New - Revised

ET-273

273-2

273-12

273-13

273-13

273-71

PRINTS TO

MADE BY R.J. Dickenson Apr. 5, 1968	APPROVALS LST	DIV OR DEPT. P24B-AL-4837
ISSUED Oct 4, 1972	Schenectady	LOCATION CONT ON SHEET 2
		SH NO. 1

GENERAL ELECTRIC

P24B-AL-4837

REV NO. 1	TITLE	CONT ON SHEET 3	SH NO. 2
P24B-AL-4837	TEST SETUP FOR LOAD LIMIT P.C. BOARD		
CONT ON SHEET 3	FIRST MADE FOR		

Recommended Changes per PJB 5-8-84
Will send revised copy to Engg

1. Connect board as per Figure 2. ~~Jumper BP3 to TP4.~~
2. Open SW3, SW4, ~~SW5~~, and SW6.
3. Plug in board and ground TP9, ~~SW3 SW5~~ ^{SW6} ~~dn~~, Pot 8 CW, Jumper BP3 to ~~TP4~~.
4. Adjust R31 for ~~+5.20V~~ ^{+5.10VDC} at TP5. ~~TP5~~ ^{TP5} ~~OK~~
5. ~~Close SW3 and SW4~~ ^{dn}, The voltage at TP5 should drop to 0V \pm .05.
6. Open SW3 and SW4.
7. The voltage at TP5 should return to ~~+5.20V~~ ^{+5.10VDC}.
8. Remove ground from TP9. ~~Ground TP8~~ ^(SS4) ~~OPEN SW3~~ Ground TP8 (SW54).
9. ~~Close SW5 and~~ turn Load Limit pot (#8) fully ~~SW~~ ^{CW}. The voltage at TP5 should be ~~+5.20V~~ ^{+5.10V} ~~CW~~.
10. Turn Pot 8 fully ~~CW~~ ^{CCW} and adjust R30 for ~~0V~~ ^{0V} at TP5.
11. Turn Pot 8 fully ~~CCW~~ ^{CW}.
12. Remove ground from TP8 and adjust R26 for 3.0V at TP5.
13. Turn Pot 8 fully CCW. The voltage at TP5 should be 0 V.
14. Adjust Pot 8 for 2.5V at TP5; close ~~SW3~~ ^{SW3} and ~~SW4~~ ^{SW4}.
15. The voltage at TP5 should be 0 V. Adjust Pot 8 from it full CW to it full CCW limit. The voltage at TP5 should not change in value from the allowable deadband of \pm .05V.
16. Turn Pot 8 fully CW. Open SW3 and SW4 and SW5; output at TP5 should be ~~5.2V~~ ^{+5.10VDC}.
17. ~~Adjust R31 for 4.00V at TP4.~~ Hook up memory type oscilloscope to, read voltage at TP5.
18. ~~Close SW4~~ ^{SS6}. The oscilloscope trace should be the same as shown Figure 1.
19. ~~Open SW4~~ ^{SS6} adjust ~~R26~~ ^{R26} for ~~4V~~ ^{0.0V TP5} at TP5. ~~OPEN SW5~~
20. a) Close ~~SW5~~ ^{SS4} and observe that the oscilloscope trace is the same as Figure 1.
21. b. Adjust R26 for 3.0VDC at TP5. c. Open all switches. VTP5 should be +5.10VDC.
21. End of test.

REVISIONS

1 0.41 pps
 4.72
 5.9-Returned

SAME

PRINTS TO

MADE BY R.J. Dickenson Apr. 5, 1968	APPROVALS LST	DIV OR DEPT. Schenectady	P24B-AL-4837
ISSUED Oct 4, 1972		LOCATION CONT ON SHEET 3	SH NO. 2

REV. NO. 1

TITLE

CONT ON SHEET 4

SH NO. 3

P24B-AL-4837


TEST SETUP FOR LOAD LIMIT P.C. BOARD

CONT ON SHEET 4

SH NO. 3

FIRST MADE FOR

FIGURE 1



REVISIONS

1.047 sec to 4.72
See 9-8-62

SAME

PRINTS TO

MADE BY R.J. Dickenson Apr. 5, 1968

APPROVALS

LST

DW OR DEPT.

P24B-AL-4837

ISSUED

Oct 4, 1972

Schenectady

LOCATION

CONT ON SHEET 4

SH NO. 3

REV NO.

TITLE

CONT ON SHEET 3

SH NO 4

CONT ON SHEET


SH NO.

FIRST MADE FOR

TEST METHOD PL-1 LOAD LIMIT P.C. BOARD

FIGURE 1

REVISIONS



PRINTS TO

MADE BY

R. Martello

APPROVALS

DATE

REV OR

REPT

Sanborn/11/

LOCATION

CONT ON SHEET 3

SH NO 4

CODE IDENTIFY

REV
NO.

TITLE

CONT ON SHEET --

SH NO. 5

P24B-AL-4837

CONT ON SHEET --

SH NO. 5

TEST SETUP FOR LOAD LIMIT P.C. BOARD
FIRST MADE FOR

Prepared By R. D. B. F. H. Date 8-14-72

Reviewed By PC Date _____
Control Engineering

Approved By A. J. Dell'Orfano Date 4/16/72
CR Bugg/RJ Dell'Orfano

REVISIONS

1. 12/1/72
Shw. Shg. Added

SAME

PRINTS TO

MADE BY

R. Debertolis July 28, 1972

LST

OWN OR
DEPT.

P24B-AL-4837

ISSUED

Oct. 4, 1972

Schenectady

LOCATION

CONT ON SHEET --

SH NO. 5