H.O.Loberg

1/24/80 PROVALS

__SVPO____

DIV OR

224X450AA

Erie, PA LOCATION CONT ON SHEET

2 sh no. 1

FF-803-WA (4-79) PRINTED IN U.S.A.

5D(CD)

5E(3)Bk

5R(2)BW

PRINTS TO

MADE BY APROVALS 224X450AA _SVPQ___ H.O.Lobera 1/24/80 ISSUED 2 4.80 3 Erie, PA LOCATION CONT ON SHEET SH NO.

FF-803-WA (4-79) PRINTED IN U.S.A.

+

+

+

NO. O

TITLE

CONT ON SHEET

PHASE LOGIC CARD ENGINEERING SPEC & TEST INSTRUCTIONS

CONT ON SHEET

224X450AA

FIRST MADE FOR 193X475AAGO1 (AF-3124)

REVISIONS

3

Steering Logic 2.03

The pulse train portions of the waveshapes shown in Figure 1 indicate the periods of the three phase sequence during which each output tab is allowed to produce a firing signal (high state). This is illustrated by connecting the commutation pulse input tab 23, the initial pulse input tab 24 and the inverter pulse train tab 25 all to a high frequency pulse train, as was done in Section 2.02. Normally the inputs to tabs 23 and 24 are single pulses which can only appear within the periods illustrated by the pulse train portions. This means that the six times fundamental frequency commutation pulses at tab 23 and initial pulses at tab 24 are effectively steered to the proper commutation or auxiliary firing signal output, as shown by the heavy pulse marks within the pulse train areas for tabs 5, 6, 7, 10, 11, 19, 12, 13 & 14

in Figure 1. Normally the commutation pulse at tab 23 appears about 10 usec. after tab 29 goes high and the initial pulse at tab 24 appears at the same instant that tab 29 goes low. A 25% high, 75% low duty cycle pulse train is normally applied to input tab 25.

2.04 Firing Signal Outputs Each firing logic signal is amplified by an output transistor whose collector is connected to the delayed firing supply input tab 28. This means that tab 28 must be in the high state before normal firing output signals from tabs 5 through 19 can be obtained. When any of these output tabs are at the low state, they can sink at least 10ma of electrical noise signal on the firing leads to prevent false firing of the SCRs.

2.05 Start and Stop Logic

- 2.05.1 To start the inverter, input tab 31 goes high. Tab 31 goind high immediately releases the lockout on the commutation and auxiliary SCR firing outputs at tabs 5, 6, 7, 10, 11, 19, 12, 13 & 14. However, the lockouts of the inverter SCR firing outputs at tabs 8, 9, 18, 17, 16 & 15 are not immediately released when tab 31 goes high. A second condition must be met which is the appearance of an auxilairy SCR firing pulse for that phase. Tabs 8 & 9 are released when tab 7 goes high, tabs 18 & 17 are released when tab 19 goes high and tabs 16 & 15 are released when tab 14 goes high. This means that on starting, the Inverter SCR firing outputs in each phase begin separately at the time when the auxiliary SCR firing pulse for that phase appears.
- To stop the inverter, input tab 31 goes low. Tab 31 going low immediately locks out any further inverter SCR firing outputs at AW(BW) tabs 8,9,18,17,16 & 15. However, the lockouts of the commutation and aux. SCR firing outputs are not immediately applied when tab 5B(8)M 31 goes low. A second condition must be met, which is the appearance of a positive commutation firing pulse for that phase Tabs 5, 6 & 7 are locked out after tab 6 has gone high, tabs 10, 11 & 19 are locked out after tab 11 has gone high, and tabs 12, 13 & 14 are locked out after tab 13 has gone high. This means that on stopping, the commutation and auxiliary SCR firing

5D(CD)

5E(3)BK 5R(2)BW

PRINTS TO

MADE BY APPROVALS DIV OR 224X450AA SVPO H.O.Loberg 1/24/80 ISSUED 2 4-80 <u>Erie, PA</u> LOCATION CONT ON SHEET SH NO.

FF-803-WA (4-79) PRINTED IN U.S.A.

AW(BW)

5B(8)M

5D(CD) 5E(3)BK

5R(2)BW

PRINTS TO

H.O.Loberg 1/24/80 SVPO SVPO Erie, PA

DIV OR . _ _ DEPT.

224X450AA


sн no. 4

CODE IDENT NO

+

+

+



CONT. ON SHEET NO. DI TITLE PHASE LOGIC CARD 224X450AA ENGINEERING SPEC & TEST INSTRUCTIONS 'AF-3124) FIRST MADE FOR 193X475AAGO1

3.0 TEST INSTRUCTIONS

+

+

REVISIONS

In these instructions, a "high" logic state refers to 12 to 13 volts and a "low" logic state refers to 0 to 1 volt. A 560 ohm, 2 watt loading resistor should be connected from each firing output, tabs 5 through 19, to common. Tabs 28 & 31 are connected high to +20 volts and tabs 27 & 22 are connected low to common. A 1.4 to 1.5 kilohertz square wave pulse train, which is high for about 100 µsec. and low for about 600 µsec. is applied to tab 29. Tab 20 is connected high to +13 volts. No input voltage should exceed +13V except tabs 3, 4, 28 & 31 which may be +20V. A 25 to 50 kilohertz square wave pulse train, which is high 25% of the time and low 75% of the time, is applied to tabs 23, 24 & 25. Connect a 1K resistor from +20V to RFC, tab 26.

Inverter Firing Outputs

The firing outputs from tabs 8 & 9 for phase A, tabs 18 & 17 for phase B and tabs 16 & 15 for phase C should exhibit the three phase wave shapes shown in Figure 1. Each succeeding phase should follow the preceeding phase by 120 electrical degrees, or 2 periods of the tab 29 input pulse train, with the positive and negative half cycles being 180 electrical degrees out of phase. A full cycle in each phase covers 6 pulses of the tab 29 input pulse train. The gap between positive and negative half cycle "on" periods should be the same width as the tab 29 high pulses.

The "on" periods of each output should consist of the 25 to 50 kilohertz pulse train applied to tab 25, with the pulses being from 13 to 16.5 volts high. If tab 25 is temporarily disconnected from the pulse train and connected to common, tabs 8, 9, 18, 17, 16 & 15 should stay in the low or "off" state.

Commutation Firing Outputs 3.02

The firing outputs from tabs 5 & 6 for phase A, 10 & 11 for phase B and 12 & 13 for phase C should appear in the relationship with the inverter firing outputs as shown in Figure 1. Tab 5 pulse should follow the tab 8 "on" period, tab 6 pulse should follow the tab 9 "on" period, tab 10 should follow the tab 18 "on" period, tab 11 pulse should follow the tab 17 "on" period, tab 12 pulse should follow the tab 16 "on" period and tab 13 pulse should follow the tab 15 "on" period.

The "on" periods of each output should consist of the 25 to 50 kilohertz pulse train applied to tab 23, with the pulses being from 13 to 16.5V high. If tab 23 is temporarily disconnected from the pulse train and connected to common, tabs 5, 6, 10, 11, 12 & 13 should stay in the low of "off" state.

3.03 Auxiliary Commutation Firing Outputs

The firing outputs from tab 7 for phase A, tab 19 for phase B and tab 14 for phase C should appear in the relationship with the positive commutation firing outputs as shown in Figure 1. Tab 7 pulse should begin at the same time as the tab 8 pulse, tab 19 pulse should begin at the same time as the tab 18 pulse and tab 14 pulse should begin at the same time as tab 16 pulse.

The "on" periods of each output should consist of pulses 13 to 16.5V high. If tab 24 is temporarily disconnected from the pulse train and connected to common, tabs 7,19 & 14 should stay in the low or "off" state PRINTS TO

> 224X450AA SH NO. 6

701

AW(BW)

5B(8)M

5D(CD)

5E(3)Bk

5R(2)BW

ود

*PPROVALS MADE BY DIV DR SVP0_ H.O.Loberg 1/24/80 _ DEPT. ISSUED 2-11-80 Erie, PA LOCATION CONT ON SHEET CODE IDENT NO. FF-803-WA (4-79) PRINTED IN U.S.A.

2-4-80 Erie, PA LOCATION CONT ON SHEET SH NO. FF-803-WA (4-79) PRINTED IN U.S.A.

			G E I	NEKAL (%) EL	EUTRIC	2248451	. ~\ M
REV Q	224X	450AA	1	PHASE LOGIC C RING SPEC & T	ARD EST INSTRUCTION	CONT ON SHEET FL	5H NO. 8
CONT ON	SHEET	FL sh No. 8	FIRST MADE	FOR 193X475AA	GO1_ (AF-3124	1)	
	3.09	Reversing Log		1507 (1575)	311 3,12,1		REVISION
		With the card operating with an ABC phase sequence apply a logic high, +20V, to the REV input, tab 4. The phase sequence should remain ABC, but the reference clamp output, RFC, tab 26 should go low to less than 1 volt.					,
		The phase sequence should go high on tabs 10, 1	uence should n. With a m 1, 19, 18 &	l reverse to A reverse ACB ph 17 are interc	CB and the volt ase sequence th	put, MR, tab 3. age at RFC, tab e Figure 1 sign se on tabs 12, 3.	26, als
		Repeat steps 3.05 through 3.08.					
		With the card operating with a reverse ACB phase sequence disconnect the REV input, tab 4, from ± 20 V. Again the phase sequence should remain ACB, but the RFC output, tab 26, should go low.					the ACB
		Apply +13V to RFC, tab 26, s			quence should r	eturn to ABC and	d
4.0	This Secti	TING and TEST (card should be on 2.0 and pass wing conditions	capable of all tests	operating wit specified in	hin the perform Section 3.0 whi	ance specified le exposed to t	in he
	4.01	DC Supply Volt +19.8 to +20.2	age Volts from	n tab 1 to tab	2.		
	4.02	Ambient Temper 0 to 75°C.	rature				·
	4.03	Humidity 24 hours in 90% relative humidity at 40°C.					
	4.04	Voltage to Ground 600 volts					6/10/80
							<u>ත</u>
							Chg 3.09
							2
							AW(BW)
							5B(8)M
							5D(CD)
							5E(3)B
							5R(2)B
AADE BY			1 177-22				PRINTS TO
H.O.1	oberg	1/24/80	APPROVALS	SVPO	DIV OR DEPT.	224X45	OAA
SSUED		2-4-80	1 x 1 + +	Erie, PA	LOCATION	CONT ON SHEET FL	5H NO. 8

CODE IDENT NO.

+

FF-803-WA (4-79) PRINTED IN U.S.A.