CONT ON SHEET TITLE TEST INSTRUCTIONS FOR LOADING RATES AND LOAD SET LIMITS CIRCUIT 1L1-D002 (ASSEMBLY DRAWING 125D3615 G1) FIRST MADE FOR EHC MARK II P3K-AL-0439-A01 FIRST MADE FOR CONT ON SHEET REVISIONS SCOPE I. This instruction outlines the test specifications for circuit board 1L1-D002 (Ref. Drawing 125D3615 G1 - Schematic 118D2107). CIRCUIT DESCRIPTION II. The loading rates and Load Set Limits Circuit impose rate of change and load level limitations on the load set signal in order to produce the load reference signal. This circuit is used only on those turbines which have starting and loading on the control valves. The Loading Rates and Load Set Limits Circuit has as an input the Load Set Signal which is amplified by a variable gain operational amplifier designated the Load Set Amplifier. A second set of inputs to the board are biases for 10, 5, 3, 1, and 0.5 percent loading rates. These bias voltages are applied to an integrator type operational amplifier designated the Loading Rate Integrator. The two operational amplifiers are gated together in a low value gate. Operation of this gating is such that only the operational amplifier which is in control of the board's output voltage, is out of negative saturation. The circuit board contains a power output stage to provide output current capacity to drive up to a 2.2K ohm load. + 273-2 273-1 273-2 273-2 PRINTS APPROVALS DIV OR

SEP 22 1977

Steam Turbine

DIV OR

P3K-AL-0439-A01

Schenectady, N.Y. LOCATIO

LOCATION CONT ON SHEET

SH NO. 1

CODE TOEN

+

Steam Turbine

Schenectady, N.Y.

APPROVALS

DIV OR

LOCATION CONT ON SHEET

P3K-AL-0439-A01 sh NO. 2

PRINT

+

+

+

CONT ON SHEET 5

) ITO

TITLE

TEST INSTRUCTIONS FOR LOADING RATES AND LOAD SET LIMIT CIRCUITS 1L1-D002 (ASSEMBLY DRAWING 125D3615 G1)

P3K-AL-0439-A01 cont on sheet 5 sh no. 4

FIRST MADE FOR

EHC MARK II

REVISIONS

III. CIRCUIT SPECIFICATIONS (continued)

- D. Individual Stage Performance Specification (continued)
 - (continued)
 - b. Transfer function for circuit breaker open signal (R15, R16, R36, C4, C6, C7, C8, TP6, TP9)

$$\frac{\text{TP6}}{\text{TP9}} = \frac{-\text{G}_5 \quad (1+\text{T6 S})}{\text{S} \quad (1+\text{T5 S}) \quad (1+\text{T7 S})}$$

Where: Gain (G5) = 0.0251 ± 0.0015 Volts/Volt Noise Suppression lag time constant (T5) = 1.86 ± 0.21 msec Noise Suppression Breakpoint (F5) = 86.4 ± 9.5 HZ Lead Time Constant (T6) = 47 ± 3 usec Lead Breakpoint (R6) = 3396.8 ± 203.7 HZ Lag Time Constant (T7) = 47 ± 3 usec Lag Breakpoint (F7) = 3397.3 ± 203.7 HZ

c. Transfer Function for loading rate bias (R22, T23, R36, C5, C6, C7, C8, TP6, TP10)

$$\frac{\text{TP6}}{\text{TP10}} = \frac{-\text{G6} (1 + \text{T9 S})}{\text{S (1 + T8 S) (1 + T10 S)}}$$

Where: Gain (G6) = 0.0085 ± 0.0005 Volts/Volt Noise Suppression lag time constant (T8) = 1.77 ± 0.19 msec Noise Suppression Lag breakpoint (F8) = 91.2 ± 10.0 HZ Lead Time constant (T9) = 47 ± 3 usec Lead breakpoint (F9) = 3396.8 ± 203.7 HZ Lag breakpoint (T10) = 47 ± 3 usec.

Lag breakpoint (F10) = 3397.3 ± 203.7 HZ

d. Soft floor limit (R28, R29, CR11, TP8) (TP6, TP10 grounded for standardization.

TP8 voltage = -13.94 ± 0.28 VDC

- e. Saturation Limits (TP8): +16 VDC (minimum)
 -13.94 VDC (approximately)
- f. Voltage drop across CR14 (TP7, TP8): 0.7 VDC (approximately)

ISSUED SEP 2 1 1977 APPROVALS Steam Turbine DIV OR SCHENCE SCHENCE OFFT.

P3K-AL-0439-A01

LOCATION CONT ON SHEET

CODE IDENT

PRINTS

+

TITLE

CONT ON SHEET

SH NO.

P3K-AL-0439-A01

SH NO. CONT ON SHEET

TEST INSTRUCTIONS FOR LOADING RATES AND LOAD SET LIMIT CIRCUIT 1L1-D002 (ASSEMBLY DRAWING 125D3615 G1)

EHC MARK II' FIRST MADE FOR

REVISION

CIRCUIT SPECIFICATIONS (continued)

5

- Individual Stage Performance Specification (continued) D.
 - 4. 10%/Minute Loading Rate Bias (R17, R21, R22, R23, VR3, TP10)

3.666 + 0.061 VDCVR3 Full CW: VR3 Full CCW: 0.720 + 0.104 VDC

5%/Minute Loading Rate Bias (R17, R21, R22, R23, VR3, TP10)

Can be adjusted for 5%/Minute where required.

3%/Minute Loading Rate Bias (R18, R21, R22, R23, VR4, TP10)

> VR4 Full CW: 0.889 + 0.017 VDC VR4 Full CCW: 0.444 + 0.029 VDC

1%/Minute Loading Rate Bias (R19, R21, R22, R23, VR5, TP10)

VR4 Full CW: 0.326 + 0.006 VDCVR4/Full CCW: 0.132 + 0.010 VDC

8. 0.5%/Minute Loading Rate Bias (R20, R21, R22, R23, VR6, TP10)

> VR6 Full CW: 0.188 + 0.004 VDCVR6 Full CCW: 0.061 + 0.005 VDC

Load Set Amplifier Divider (R32, R33, -10.000 VDC at TP5) (1 meg ohm load)

Pin 38 = -4.951 + 0.050 VDC

Loading Rate Integrator Divider (R34, R35, -10.000 VDC at TP8) (1 meg ohm load)

APPROVALS

Pin 29 = -4.951 + 0.050 VDC

PRINTS

SEP 2 1 1977 ISSUED SEP 22 1977

Steam Turbine

Schenectady, N.Y.

DIV OR _ DEPT.

P3K-AL-0439-A01 SH NO. 5

+

MEY (TITLE

SH NO. 6

CONT ON SHEET

TEST INSTRUCTIONS FOR LOADING RATES AND LOAD SET LIMIT CIRCUITS

P3K-AL-0439-A01

7

1L1-D002 (ASSEMBLY DRAWING 125D3615 G1) FIRST MADE FOR EHC MARK II

REVISION:

IV. SET POINTS

CONT ON SHEET

+

+

Adjustment of VR2 Α.

This resistor sets the gain of the load set amplifier to compensate for output variations in load set transducer and demodualtor.

VR2 should be adjusted for a DC gain, from TP12 to TP6, of -10.000 volts/volt.

Adjustment of VR3 - 10%/Minute Rate

Set VR3 to produce 1.961 VDC at TP10. This will set a loading rate of the Loading Rate Integrator of 10.000 + 0.588%/Minute.

C. Adjustment of VR3 - 5%/Minute Rate (when required)

Set VR3 to produce 0.981 VDC at TP10. This will set a Loading Rate of the Load Rate Integrator of 5.00 + 0.299%/Minute.

Adjustment of VR4

Set VR4 to produce 0.588 VDC at TP10. This will set a loading rate on the Loading Rate Integrator of 3.000 + 0.177%/Minute.

Adjustment of VR5

Set VR5 to produce 0.196 VDC at TP10. This will set a loading rate on the Loading Rate Integrator of 1.000 + 0.059%/Minute.

Adjustment of VR6

Set VR6 to produce 0.098 VDC at TP10. This will set a loading rate on the Loading Rate Integrator of 0.500 + 0.029%/Minute.

PRINTS T

尺 SEP 21 1977 SEP 22 1977

Steam Turbine

DIY OR

P3K-AL-0439-A01

Schenectady, N. Y.

LOCATION CONT ON SHEET

sн но. б

PF-803-WA (8-74)

CODE IDENT N