GENERAL (68) ELECTRIC P3K-AL-0707-A01 CONT ON SHEET 1A SH NO. 1 TITLE TEST SPECIFICATION FOR THRUST BEARING WEAR P3K-AL-0707-A01 DETECTOR TEST LOGIC (1TM2-S201) CONT ON SHEET $1_{
m A}$ SH NO. 1FIRST MADE FOR EHC MARK IIA REVISIONS I. CIRCUIT DESCRIPTION This circuit board is designed to provide the Sequential Logic that is necessary for testing of the Thrust Bearing Wear Detector. There are $\mathbf{\omega}$ two redundant circuits on this board; one to test the Upper Thrust Bearing Wear Detector and one to test the Lower Thrust Bearing Wear Detector.

The circuit board is identified as follows:

TBWD Test Logic -- 1TM2-S201

Schematic - 145D2479

- 186C8150 Gl Assembly

II. CIRCUIT SPECIFICATIONS

A. Power Supply Requirements

V1: +24 + 4.0% VDC at 200 mA max.

B. Operating Signal Levels Inputs +24 VDC \pm 4.0%.



- C. Output Loads
- 1. R1: Pins 18, 20, 22, 24 IL Lamp 40 mA at 28 VDC Equivalent Load - $700\Omega + 10\%$ at 1 Watt
- 2. R2: Pins 26, 28, 30, 32 $^{\prime}$ 24 VDC K-Relay -- Coil Resistance 472 Ω \pm 10% at 2 Watts

III. CIRCUIT OPERATION

TBWD Test Circuit

Attach required loads to Pins 18, 20, 22, 24, 26, 28, 30 and 32. As shown in Figure 1.

B. Power Supply

This board is to be tested over the full range of power supply tolerances.

COPYRIGHT 1983 GENERAL ELECTRIC CO.

J.Aulisi 5/24/82 APPROVALS DIV OR Steam Turbine P3K-AL-0707-A01 - DEPT. Schenectady, N.Y. LOCATION CONT ON SHEET, JA SH NO.

FF-803-WB (3-81) PRINTED IN U.S.A.

CODE IDENT NO. **6**70

273+314 273+5

PRINTS TO

	TITLE CONT ON SHEET 2 SH NO. 1 TEST SPECIFICATION FOR THRUST BEARING WEAR					
	DETECTOR TEST LOGIC (1TM2-S201)					
CONT ON SHEET 2 SH NO. I.A	FIRST MADE FOR .EHC MARK IIA					
1TN	12-S201	REVISIO 2861 8 a				
18	20 22 24 26 28 30 32	O CPAULIST				
+24 VDC o	R R R R R 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1	PROPER OUTPUT LOADS				
Same and the same a						
FIGURE 1 -	LOAD CONFIGURATION DIAGRAM					
		PRINTS				
J.Aulisi 9/3/82	APPROVALS					
J.AUT151 9/3/82	_ Steam Turbine	P3K-AL-0707-A01				

GENERAL (ELECTRIC

P3K-AL-0707-A01

P3K-AL-0707-A01

TITLE

TEST SPECIFICATION FOR THRUST BEARING WEAR

DETECTOR TEST LOGIC (1TM2-S201)

sн No. 2

REVISIONS

CONT ON SHEET 3

SH NO.

FIRST MADE FOR

EHC MARK IIA

III. CIRCUIT OPERATION (continued)

- B. Power Supply (continued)
 - L. Connect +24 VDC to Pin 38.
 - Connect 24 VDC common to Pin 40.
 - 3. Note that DS1 (GN) is lit.
 - 4. Measure +5 VDC + 5.0% between TP2 (+) and TP1 (-).
 - 5. Measure +24 VDC + 5.0% at output Pins 18, 20, 22, 24, 26, 28, 30 and 32. These measurements represent the initial power-up state of the board as it will be in the EHC cabinet.

C. Timer Test

- Momentarily apply +24 VDC to Pin 3.
- 2. Measure the duration of a TTL high level pulse (approx. 3.5 to 5 VDC) at TP50. This pulse should last 3 seconds \pm 10% from the time the \pm 24 VDC signal is removed from Pin 3.
- 3. Momentarily apply +24 VDC to Pin 7.
- 4. Measure the duration of a TTL high level pulse at TP51. This pulse should last 3 seconds \pm 10% from the time the \pm 24 VDC signal is removed from Pin 12.
- D. Logic Truth Table

The following truth table should be used to perform a functional test of the circuit board logic. Input signals that are indicated as being at logic level "O" do not have to be tied to +24 VDC common.

Logic Level Definition

- 1 +24 VDC + 5.0%
- 0 +24 VDC Common

PRINTS TO

MADE BY
J.Aulisi 5/24/82

Steam Turbine
DIV OR DIV OR P3K-AL-0707-A01

Schenectady, N.Y. Location CONT ON SHEET 3 SH NO. 2

h F	M	t b	Δi	Ėi	Ė į	<u>k</u> †	ă i	k
UE	N 1	E N	WF	EF	E (V I	D I	v

P3K-AL-0707-A01

CONT ON SHEET 4 TITLE TEST SPECIFICATION FOR THRUST BEARING WEAR P3K-AL-0707-A01 DETECTOR TEST LOGIC (1TM2-S201) CONT ON SHEET 4 FIRST MADE FOR EHC MARK IIA REVISIONS INPUT PIN NUMBERS **OUTPUT PIN NUMBERS** STEP # 3 15 7 13 28 24 [∶26 0. - 0 ** NOTE: Pin 28 will attain a high logic level 3 seconds + 10% after +24 VDC is removed from Pin 3. *10 *** Pin 26 will attain a high logic level 3 seconds + 10% after +24 VDC is removed from Pin 7. Care should be taken when applying +24 VDC to Pins 3 and 7 \so that the SE555 timer is not falsely triggered. Lamp Test 1. Apply +24 VDG to Pin 11. 2. Measure logic level "0" at Pins 18, 20, 22 and 24. PRINTS TO APPROVALS DIV OR J.Aulisi 5/24/82 Steam Turbine P3K-AL-0707-A01 ISSUED MAY 2 5 1982 Schenectady, N.Y. LOCATION CONT ON SHEET 4 sн No. 3

FF-803-W8 (3-81) PRINTED IN U.S.A.

CODE IDENT NO.

ØI		UEN	EUVE A	ELEG	1 11 10		P3K	AL-0707-A01		
ØI		TITLE TEST SPEC	TRT CATTON	ייי מחקן	ם הסוומו	FADTM	CONT ON SHEE	ET SH N	o. 4	
P3K-AL-0707-A01		DETECTOR '	TEST LOGI	C (1T)	M2-S201		G WEAR			
ON SHEET SH NO.	4	FIRST MADE FO	DE EHC WA	ARK IIA					г	
									REVISI	10
									1982	
									=	
									8	
									影	
									Allli	
		^							₹I	
PREPARED BY:	47	D Conn	Slig		DATE	_ረ ረ	1/2/87		D	
	T.P. (Connolly	77	TPC	-		<u> 12 82</u> 19 82	· · · · · · · · · · · · · · · · · · ·		
	EHC De	sign Engine	ering	112		7/	19/82			
	PULLED	ing 285 Roo	m 231						1	
										ĺ
										l
	^		_							-
43334 Green	7	TYOK	7				(). (D=			
APPROVED BY:		·	ren-		DATE	_5/	12/82			
	EHC De)lson, Manag esign Engine	ering							
	Buildi	ing 285 Roc	om 231							
										1
	,									_
										-
					و م الله	h	1 to			
F 90.14.14. 5 (04.105		APPROVALS			• }	-4. A. 4	<u></u>		PRINT	S
.Nulisi 5/24/82 ™ ⊶MAV 2 5 1002			Steam T			DIV OR DEPT.		-AL-0707-A01		
MAY 2 5 1982		<u></u>	Schenec	tady, N	<u>.Y.</u>	LOCATION	CONT ON SHE	ET SH M	10. 4	_
·803·WB (3-81) INTED IN U.S.A.			•					C	ODE IDEN	ΝT