#### 9.1.0 SCOPE

THIS DOCUMENT ESTABLISHES THE PERFORMANCE REQUIREMENT AND RECOMMENDED TESTS FOR THE DC EXCAVATOR REFERENCE PWB IDENTIFIED AS:

## 9.2.0 TEST EQUIPMENT AND DOCUMENTATION

D93800HERA.

## 9.2.1 STANDARD EQUIPMENT REQUIRED!

TEST EQUIPMENT SHALL BE PROVIDED WHICH MEETS THE REQUIREMENTS AND ACCURACIES PRESCRIBED IN THIS SPECIFICATION. ALL TEST EQUIPMENT IS DEFINED BY QUALITY CONTROL STANDARD EXCEPT AS NOTED IN SECTION 9.2.2.

## 9.2.2 SPECIAL EQUIPMENT REQUIRED:

- 9,2,2,1 1 MHZ ± 10 KHZ SQUARE WAVE SIGNAL SOURCE SIGNAL LEVEL: 4.5V AT 25MA RISE AND FALL TIME < 1 µS.
- 9,2,2,2 VARIABLE FREQUENCY SINE WAVE GENERATOR ADJUSTABLE FROM 30 HZ TO 75 HZ SIGNAL LEVEL: 4.0V RMS AT 284A

# 9.3.0 POWER SUPPLY REQUIREMENTS AND PIN CONNECTIONS

THE FOLLOWING REGULATED INPUT VOLTAGE SOURCES ARE REQUIRED TO TEST THIS PRODUCT ELEMENT.

REV. 1	REV. 4	MEV. 7	PRINTS TO	ENGINEER		TEST SPECIFICATIONS
			DLIGO PRI	DEM	GENERAL 🌑 ELECTRIC	DIGITAL INTERFACE
REV. 2	AEV. 5	ISSUED	977		DRIVE SYSTEMS DEPT	DS3800HERA
REV. 3	REV. 6	MADE BY D.E. MOREHA			SALEM, VA. U.S.A.	CONT. ON SH. 9BA SH. NO. 9A
DSD 0151 (01	5-7 <b>5</b> )	D.C. MOREIM	R! //11///			A Section of the sect

NOM I NA L VOLTAGE <sup>1</sup>	MAX IMUM CURRENT <sup>2</sup> (AMPS)	MIN. ADJ. RANGE	% REG.	MAX IMUM VOLTAGE <sup>3</sup> (VDC)	PIN (S) 4
P28	NGT USED				
P15	0,1	1.0%	* 5%	418.0	PAS, PBS
N1.5	0.1	10%	± 5%	-18.0	PA7, PB7
P5	1.0	10%	± 5%	+7.0	PA3, PA45, PA77,
					PB3, PB45, PB77
ACOM	0.2	-	_	•	PA9, PB9
DCOM	1.0	_	_	-	PA1, PA43, PA79,
					PB1, PB43, PB79
P28	NOT USED				
P15	NOT USED				
N15	NOT USED				

#### NOTES:

- 1. NOMINAL VOLTAGE USED UNLESS OTHERWISE SPECIFIED.
- 2. ELEMENTS REQUIRING MORE THAN THE MAXIMUM VALUE MAY SUFFER DAMAGE.
- 3. VOLTAGES ABOVE MAXIMUM VOLTAGE MAY IMPAIR ELEMENT LIFE.
- 4. CONNECT ALL DOOM PINS TOGETHER FIRST, THEN WIRE TO ACOM. ANALOG SIGNAL POWER SUPPLIES, OSCILLOSCOPES, AND VOLTMETERS SHOULD CONNECT TO ACOM FOR THE MOST ACCURATE READINGS.

THE MAXIMUM POWER DISSIPATION OF THIS PRODUCT ELEMENT DURING TEST IS:

8.0 WATTS

REV. 1	REV. 4	REV. 7	1,,,,,,,	ENGINEER		TEST SPECIFICATIONS
			DLIUSPRI	DEM	GENERAL 💮 ELECTRIC	DIGITAL INTERFACE
REV. 2	REV. 5	ISSUED 23	1977		DRIVE SYSTEMS DEPT	DS3800HERA
REV. 3	REV. 6	MADE BY D.E. MOREHA	RT 7/12/77		SALEM, VA. U.S.	POLITON SH. SCA SH. NO. 904

#### 9.4.0 SETUP AND INITIAL LOADING

#### 9.4.1 CONNECTIONS

9.4.1.1 WIRES:

 FROM
 TO
 SHEET

 ACOMX (PA15)
 ACOM (PA9)
 4CA

9.4.1.2 COMPONENTS:

NONE

9.4.1.3 SWITCHES, FROM A (NORMALLY OPEN CONTACTS) ONLY:

NONE

9.4.1.4 OF AMP SUMMING JUNCTIONS - TERMINATE AT JUNCTION BOX (SHORT WIRE)

NONE

9.4.1.5 SPECIAL

NONE

9.4.2 ELEMENT LOADS

NONE

9.4.3 DAUGHTER BOARD

9.4.3.1 COMPONENT MATERIAL LIST REQUIRED FOR MODIFICATION:

NONE REQUIRED

9.4.3.2 CIRCUIT DIAGRAM AS MODIFIED:

NO MODIFICATIONS REQUIRED.

TEST SPECIFICATIONS PRINTS TO ENGINEER REV, 1 REV. 4 REV. 7 DL100 PRI DEM SEMERAL ELECTRIC DIGITAL INTERFACE AEV. 2 REV. 5 DRIVE SYSTEMS DEPT NN 23, 1977 D S 3 8 O O H E R A MADE BY D.E. MOREHART REV. 6 REV. 3 SALEM, VA. U.S., 7/11/77 MISH, SOA SHINO, SCA

## 9.4.3 DAUGHTER BOARD (CONTINUED)

9.4.3.3 SET POTS AS FOLLOWS:

R1,  $-.1 \pm .04$ V

R2, -.27 ± .94V

R3, -.56 ± .04V

R4, -1.21 + .04V

R5,  $-2.46 \pm .04$ V

R6. -4.96 ± .04V

 $R7. -7.46 \pm .04V$ 

R8,  $-10.06 \pm .04$ V

#### 9.5.0 SIGNAL LEVELS

## 9.5.1 TTL INPUT SIGNALS

UNLESS OTHERWISE SPECIFIED, THE FOLLOWING INPUT DATA LEVELS SHALL BE APPLIED TO THE ELEMENT AT TTL IMPUTS:

LOGIC "O" LEVEL " 0.4 ± 0.4VDC

LOGIC "1" LEVEL = 2,2 + 0,2VDC

THE SIGNAL SOURCE FOR THESE LOGIC LEVELS SHALL BE CAPABLE OF SINKING 10 MA IN THE LOGIC "O" STATE AND SOURCING O. MA IN THE LOGIC "1" STATE.

THE RISE AND FALL TIME OF THE SIGNALS SHALL BE LESS THAN 100 AND MORE THAN 3 NAMOSECONDS. THE TTL INPUT SIGNALS SHALL BE APPLIED AT A RATE WITHIN A RANGE OF DC TO 1 KHZ, EXCEPT AS NOTED FOR TIME DELAYS.

## 9.5.2 PROCESS OUTPUT LEVELS

THE FOLLOWING PROCESS OUTPUT LEVELS ARE USED IN TEST TABLES ON SHEETS 9GA-9MA.

LEVEL	. <u>VOLTAGE</u>	LEVEL	VOLTAGE
A	+10.2 ± .2V	J	- ,10 ± ,05V
В	+5.44 ± .05V	K	27 ± .05V
С	+2.54 ± .U5V	L	- ,58 ± .05V
D	+1.29 ± .∪5V	M	$-1.21 \pm .05$ V.
Ε	+.66 ± .∪5V	N	- 2.46 ± .U5V
F	+,35 ± ,05V	P	- 4,96 ± .U5V
G	+,20 ± .U5V	Q	$-7.46 \pm .05$ V
н	+.00 ± .05V	R	-10.06 ± .U5V

REV. 1	REV. 4	REV. 7	PRINTS TO	ENGINEER		TEST SPECIFICATIONS
			DLI 00 PRI	DEN	SENERAL ELECTRIC	DIGITAL INTERFACE
REV. 2	AEV, 6	ISSUED	.127)		DRIVE SYSTEMS DEPT	DS3800HERA
REV. 3	REV. 6	MADE BY D.E. MORE	HART 7/11/77		1	COME ON SH. 9 EA SH. NO. 90A

#### 9.5.3 TTL OUTPUT LEVELS

UNLESS OTHERWISE SPECIFIED, THE FOLLOWING OUTPUT DATA LEVELS SHALL BE VERIFIED:

> LOGIC "O" LEVEL = 0,0 TO 2,0VDC LOGIC "1" LEVEL = 2.0 TO 5.0VDC

= DON'T CARE OR NOT BEING TESTED

#### NOTES:

1. CHARACTERS WITHIN QUOTATION (") MARKS ARE USED IN THE TEST VECTOR TABLE OF SECTION 9,6,3,

#### 9.6.0 TEST PROCEDURE

#### 9.6.1 PRELIMINARY INSPECTION

THE ELEMENT SHALL BE INSPECTED PRIOR TO APPLICATION OF POWER TO VERIFY THAT IT IS ASSEMBLED ACCORDING TO THE ASSEMBLY DRAWING.

#### 9.6.2 DIGITAL TESTS

DIGITAL TESTS ARE COVERED BY

REV. 1	REV. 4	REV. 7	PRINTS TO	ENGINEER		TEST SPECIFICATIONS
i I			DLI 00 PRI	DEM	SENERAL ELECTRIC	DIGITAL INTERFACE
REV. 2	REV. 6	ISSUED NOV 23.	1977		DRIVE SYSTEMS DEFT	De20001504
REV. 3	REV. 6	MADE BY	EHART 7/11/77		SALEM, VA. U.S.A.	DS3800HERA CONT.ONSH. SFASH.NO. SEA
DSD 0151 (01	P-75)				CAS	<b>*</b> 3

## 9.6.3 HYBRID TESTS

## 9.6.3.1 A/D AND ASSOCIATED CIRCUITRY TEST

THE CHART BELOW DEFINES INPUT SIGNAL LEVELS TO BE APPLIED PER TABLES ON SHEETS SIGA-SIMA

LEVEL	<u>volts</u>	INPUT NAME (PIN)
A	+10,2 ± ,14	IDC (PA14)
В	45,04 ± ,04V	VDC (PA13)
С	+2.54 ± .04V	IAC (PA12)
D	+1.29 ± .04V	VAC (PA11)
E	+ .66 ± .04V	REFO (PA10)
F	÷ .35 ± .04V	SP1. (PA6)
G	+ .,20 ± .,04V	SP2 (PA6)
н	.00 ± .04V	IAC2 (PA )
Z	NO CONNECTION	AS SPECIFIED IN TEST TABLES

INPUTS SPECIFIED IN THE ABOVE CHART SHOULD BE . . .

APPLIED ONLY DURING BIT TIMES THEY ARE REQUIRED. DURING ALL OTHER BIT TIMES THE INPUTS SHOULD BE CONNECTED TO +10VDC.

APPLY INPUTS AND VERIFY OUTPUTS PER TABLES ON SHEETS 9GA-9MA.

REV. 1	REV. 4	REV. 7	PRINTS TO	ENGINEER DEM	GENERAL ELECTRIC	DIGITAL INTERFACE
REV. 2	MEV. 5	ISSUED .	. 1222		DRIVE SYSTIMS DEPT	DS3800HERA
REV.3	REV. 6	MADE BY D.E. MOREH			SALEM, VA. U.S.A.	CONT. ON SH. 9GA SH. NO. 9FA
DSD 0151 (01	i-76)				CAT	

## 9.6.3.1.1 INPUTS/OUTPUTS

				[	BIT TIME											
					:						ar Sara					
		_							/	, es	- \	``		-		
NOTE		SH.	PIN	TEST				SUB	ROUT	INE	i	ROUTI	NE	SU	B R <b>o</b> ut	
NO.	MNEMONIC	NO.	NO.	TERM.					A-1 			A-2			A-3	
						1		/	В	(		8			В	)
	ÚBDPRO	4AA	PA61		J	ō	0	1	<u> </u>	10	0	Х	0	1	×	0
	OBOPR1	444	PA62	·	1	0	0	1	Q	/1	1	Х	1	0	Х	Q
	OBDPR2	444	PA63			1	1	1	0	<u>/x</u>	1	<u> </u>	Х	1	X	_X
	OBO PR3	488	PA64		ı	Q	0	1	0	X	1	1 .	X	1	1	X
	OBDPR4	444	PA65		ı	0	0	х	Q /	X	х	1	X	х	1	X
	QBOPR5	44.4	PA66			1	1	X	0	X	X	1	X	X_	1	_X
	QBDPR6	444	PA67		1 >	1	1	×	٥	Q	x	1	X	х	1	x
	OBOPR7	444	PA68		.1	Q.	, O	x	0	O	<b> x</b> //	1	X	х	o	x
	COBIN	4AA	PA17		1	1	1	7			7		***			
	<b>OBCMRS</b>	444	PA2		1	1	1					and the same of				
	OBCMWS	444	PA4		1	1	0									
	OBA PRO	48A	PA18		1	1	1									
	OBA PR1	48A	PA19		1	1	1									
	OBAPR3	4BA	PA 48		1	0	Q									
	OBAPR8	48A	PA53		1	0	0									
	OBA PR9	4BA	PA54		1	0	Q	1			ļ			1		
	OSELECT	4BA	PA25		1	0	0		-		<u> </u>		·	<b> </b>		
	OMUXWR	4BA	TA6	·	Ø	X	X									
	OADCONV	4BA	TA23		Ø	X	Х									
	HĽD	4HA	TA22		ø	X	Х	<u> </u>			<u> </u>					
	AVAL	4HA	TA24		Ø	X	X		A			8			С	
	OCONYTP	4JA	TA17			X	X									
2	IDC1	4144	PA14	<del> </del>		Х	X	A								
2	VFB	4HA	PA13		1	Х	X				В			_		
2	IAC	444	PA12			Х	X	-						C		
	(U58-9)	4HA	TA						A			8			С	
	MO	4GA	TA8						0		<b></b>	1		1_	0	
	M1.	4GA	TAL						٥			0			1	
1	M2	4GA	TA13						0			0		1	0	
<u></u>	MB	4GA	TAP		1				0		<u></u>	0		1	0	

- NOTES: 1. SEE TABLE 9.6.3.1.6 FOR INPUTS AND OUTPUTS ASSOCIATED WITH SUB ROUTINE A- .
  - 2. APPLY THIS INPUT FOR EACH BIT TIME OF ITS ASSOCIATED SUB-ROUTINE. ALL OTHER BIT TIMES THIS INPUT SHOULD BE AT +10VDC.

REV. 1	REV. 4	REV. 7	PRINTS TO	ENGINEER		TEST SPECIFICATIONS
			DITOBPRI	DEM	CENENAL ELECTRIC	DIGITAL INTERFACE
AEV. 2	REV. 5	ISSUED	1577	Ì	DRIVE SYSTEMS DEPT	DS38QOHERA
REV. 3	REV. 6	MADE BY D.E. MORE	HART 7/11/77		SALEM, VA. H.S.A.	NT, ON SH. SHA SH. NO. SGA

CHIO

9.6.3.1.2	INPUTS/OUTPUTS	
-----------	----------------	--

NOTE	MNEMONIC PIN TERM		TERM.	SUB ROUTINE			SUB ROUTINE			SUB ROUTINE A-6			SUB ROUTINE A-7			
					A	В	С	A	В		A	В		A	B	C
	OBDPRÚ	444	PA61		0	X	1	1	X	1	0	×	1	1	×	1
	OBDPR1	4AA	PA 62	1	0	X	1	1	x	ī	1	X	1	ō	X	1
	OBOPR2	444	PA63		1	X	x	0	x	X	0	X	×	ō	×	x
	OBDPR3	4AA	PA64		1	1	X	1	1	X	1	1	X	1	Ö	X
	OBDPR4	444	PA65		x	1	x	×	1	X	x	ō	×	×	1	X
	OBOPR5	4AA	PA 66		x	1	X	x	o	X	X	1	X	x	1	×
	OLD: NO			<del>                                     </del>				1				······································				
	OBDPR6	4AA	PA67		Х	Q	X	Х	1	Х	X	1	X	X	1	X
	OBDPR7	4AA	PA68		X	1	X	X	1	X	X	1	Х	Х	1	X
	COBIN	4AA	PA17	<del> </del>				T			1				.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	OBCMRS	444	PA2													
	<b>QBCMW</b> S	4AA	PA 4													
	OBAPRO	48A	PA18							****			<u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>			
	OBAPRI.	4BA	PA19					1			1					
	OBAPR3	4BA	PA 48						-							
	OBAPR8	48A	PA53													
	OBAPR9	48A	PA54	1							l					
	OSELECT	48A	PA25	1				1								
	OMUXWR	4BA	TA6				<u> </u>									
	DADCONV	4BA	TA23					1						1		
	HLO	4HA	TA22	· .												
	AVAL OCONVTP	4HA 4JA	TA24 TA17			D			E			F			G	
2	VAC	4HA	PA11		D											
2	REFO	4 <b>HA</b>	PA10					E								
2	5 <b>P1</b>	4HA	PA8								F			<u> </u>		
2	SP2	4HA	PA6											G		
	(U58-9)	4HA	TA			D			Ε			F			G	
	МО	4GA	BAT			1		↓	0		ļ	1		ـــ	0	
	M1.	4GA	TA1			1			0			٥			1	
	M2	4GA	TA13			0			1			1			1	
	МЗ	4GA	TAS			0			Q		<u></u>	٥			Q	

BIT TIME

NOTES: 1. SEE TABLE 9.6.3.1.6 FOR INPUTS AND OUTPUTS ASSOCIATED WITH SUB ROUTINE A- .

2. APPLY THIS INPUT FOR EACH BIT TIME OF ITS ASSOCIATED SUB-ROUTINE ALL OTHER BIT TIMES THIS INPUT SHOULD BE AT +10VDC.

REV. 1	REV. 4	BEV. 7	PRINTS TO	ENGINEER		TEST SPECIFICATIONS
		-	DL100 PRI	DEM	GENERAL ELECTRIC	DIGITAL INTERFACE
AEV. 2	REV. 5	ISSUED	3.1277		DRIVE SYSTEMS DEFT	
REV. 3	REV. 6	MADE BY D.E. MORE	7		SALEM, VA. U.S.A.	D S 3 8 0 0 H E R A CONT. ON SH. 9JA. SH. NO. SHA

CARS

9.	6.3	.1.3	INPUTS/OUTPUTS
~.			114.010/001.010

NOTE NO.	MNEMONIC	SH. NO.	PIN NO.	TEST TERM.		3 ROUT	INE	SUB	ROUT IT	IE .	su	B ROU' A-10		SUI	B ROUT!	NE
					A	8		A	8		A	B	C	A	В	С
	QBDPRQ	4AA	PA 61		10	X	1	1	- <del>Z</del>	<del>-</del>	-	<del></del>	ō	<u></u>	$\frac{1}{x}$	0
	OBDPR1	444	PA62	1	0	X	1	1	X	Ö	ı	X	o	O	Х	0
	OBOPR2	4AA	PA63		u	X	x	1	X	X	1	Х	Х	1	X	Х
<del>                                     </del>	CBDPR3	4AA	PA64	<del></del>	+1	1	X	0	0	X	0	1	Х	0	1	
	OBDPR4	444	PA65		X	1	Х	x	Ü	Х	x	0	Х	X	1	Х
	OBDPR5	4AA	PA66		Х	1	X	х	٥	×	х	٥	X,	х	٥	Х
<del></del>	QBDPR6	444	PA67	<del>                                     </del>	1 x	1	X	x	0	X	×	0	X	x	0	Х
	OBOPR7	4AA	PA67		x	1	X	×	٥	×	x	٥	x	x	Ö	x
	QUOTE !	-97-2-1	1,400		^	-	^	<b> </b> ^	•	,,	l "	•	,	<u> </u>	-	
	ODBIN	4AA	PA17			- Hinn		1								
	OBCMRS	4AA	PA2													
	CBCMWS	4AA	PA4													
	OBAPRO	4BA	PA18					1					***************************************			
	OBAPR1	4BA	PA19		1				•							
1	OBA PR3	48A	PA 48		1									l .=		
	OBAPR8	48A	PA53													
	OBAPR9	4BA	PA54		ļ						1					
	OSELECT	ABA	PA25											<u> </u>		
	QMUXWR	4BA	TAG		1			1								
	GADCONV	4BA	TA23		1						1					
	HLD	4HA	TA22								ĺ					
<u> </u>	AVAL	4HA	TA24		1	Н	******	1	J			K			L	
	OCONVTP	4JA	TA17			71		1	•		l				-	1
	SCONVIE	404	187													
2	IAC2	4HA	PA		н										. u	
	(U58-9)	4HA	TA			Н			J			K			L	
<u></u>	МО	4GA	TA8			1_		<u> </u>	_ 0		<del> </del>	_1			0	
	M1	4GA	TA1			1		1	0			0		l	1	
	M2	4GA	TA13			1			0			0			0	
	M3	4GA	TA9	1		0		<u> </u>	1		<u></u>	1		<u> </u>	1	

BIT TIME

- NOTES: 1. SEE TABLE 9.6.3.1.6 FOR INPUT AND OUTPUTS ASSOCIATED WITH SUB ROUTINE A- .
  - 2 . APPLY THIS INPUT FOR EACH BIT TIME OF ITS ASSOCIATED SUB-ROUTINE ALL OTHER BIT TIMES THIS INPUT SHOULD BE AT +10VDC.

REV. 1	REV. 4	REV. 7	PRINTS TO	ENGINEER		TEST SPECIFICATIONS
			DLIOS PRI	Dey	GENERAL ELECTRIC	DIGITAL INTERFACE
REV. 2	NEV. \$	ISSUED	11977		DRIVE SYSTEMS DEPT	D S 3 8 O O H E R A
REV.3	REV. 6	MADE BY D.E. MOR	EHART 7/12/77		SALEM, VA. U.S.A.	CONTLON SH. SKA SH. NO. SUA

3,3,1,4	INPUTS/O	UTPUTS			BIT TIME											
				<b>T</b>												
NOTE		SH.		TEST	su	B ROUT	INE	SI	JB R <b>O</b> UT	TINE		ROUT	INE		ROUTIN	Ε
NO.	MNEMONIC	NO.	PIN	TERM.		A-12			A-13		A	-14			A-15	
110 \$			NO.	NO.	/			/-		$\neg \neg$	Γ		/	$\Gamma$		
					A	В	С	A	В	С	<u> </u>	В	С	A	В	
	OBOPRO	444	PA61		0	X	Ü	1	Х	0	Ç	X	0	1	х	:
	OBDPR1	4AA	PA62		ú	X	Ü	1	x	٥	1	x	o	0	х	(
	OBOPR2	444	PA63		1	X	х	0	x	1	Q	X	Х	Q.	X	,
	980PR3	4AA	PA64		<u> </u>	1	Х	0	1	1	0	1	Х	0	1	,
	OBDPR4	444	PA65		X	1	X	x	1	1	X	1	Х	X	1	,
	OBDPR5	444	PA66	1	X	1	X	X	1	1	Х	1	X	Х	1	
	OBDPR6	444	PA67		х	0	Х	х	1	1	х	1	Х	х	1	)
	OBDPR7	444	PA68	ļ	x	٥	x	х	ō	1	x	1	X	x	o	;
	ODBIN	444	PA17	<u> </u>	+-			<del>                                     </del>								
	OBCMRS	4AA	PA2		1									İ		
	OBCMWS	4AA	PA4													
	QBA PRO	48A	PA18										11.70, PA			
	OBAPR1	48A	PA19													
	OBAPR3	4BA	PA 48													
	OBAPR8	4BA	PA53													
	OBAPR9	4BA	PA54													
	OSELECT	4BA	PA25		1									l		
	OMUXWR	48A	TA6	,												
	OADCONV	48A	TA23													
	HLD	4HA	TA22					<u></u>								
	AVAL	4HA	TA24			М			N			₽			Q	
	OCONVTP	4JA	TA17	,												
						-	, <u>, , , , , , , , , , , , , , , , , , </u>								·	
	(U58-9)	4HA	TA			м			N			Р			ବ	
	МО	4GA	TAB			1		<u></u>	0			1			Ú	
	MI	4GA	TA1			1			0			Q			1	
	M2	4GA	TA13			٥			1			1			1	
	мз	4CA	TA9	1		1			1		l	1		1	1	

NOTES: 1. SEE TABLE 9.6.3.1.6 FOR INPUTS AND OUTPUTS ASSOCIATED WITH SUB ROUTINE A- .

REV. 1	REV. 4	REV. 7	PRINTS TO	ENGINEER DOM	GENERAL ELECTRIC	TEST SPECIFICATIONS DIGITAL INTERFACE
REV. 2	REV. 6	ISSUED NA 23,15	17)			DS3800HERA
REV. 3	REV. 6	MADE BY D.E. MOREHA	RT 7/12/77		SALEM, VA. U.S.A.	CONT. ON SH. SILA SH. NO. SKA
DSD 0151 (04	)-76 <b>&gt;</b>		•		CA	<b>IRS</b>

9,6,3,	L.5 INPUTS	OUTPUT	<u>s</u>			BIT TIME									
						****	1		, ,,,,						
				!				*							
							ľ								
							İ								
NOTE		SH.	<b></b>	TEST		ROUT	INE								
NO.	MNEMONIC	NO.	PIN NO.	TERM.		A-16									
			140	NO.	<u> </u>		}								
	000000	44.4	Dà cơ		Α 0	В	<u> </u>		3 4	5 6 X X	<i>A</i>	7 B X Q			
	OBDPRU OBDPR1	4AA 4AA	PA61 PA62		0	1	1 0	1	1 1 1 1	X X X X	ø	x o			
	OBDPRIL OBDPR2	444	PA63	1	0	1	×	:	1 1	X X	g g	× o			
<b> </b>	OBDPR3	444	PA64		0	<u>-</u>	x	<u> </u>	1 1	X X	g	x o			
	OBDPR4	444	PA65		X	1	x	: i	XX	x x	ø	x o			
	OBDPR5	444	PA66		x	1	x l	i	xx	x x	g	x o			
	OBDPR6	444	PA67		x	<del></del>	ô	1	X X	XX	ø	x o			
1	OBDPR7	444	PA68		x	1	1		XX	xx	g	x o			
			1,400		~	<b>e</b> lo	-	'	** **		~	"			
	QDBIN	4AA	PA17		<b>†</b>				1 1	1 1		0 0			
	OBCMRS	444	PA2						1 1	1 1		1 0			
	OBCMWS	444	PA4						<b>U</b> 1	0 0		1 1			
	OBAPRO	4BA	PA18						1 1	0 0		0 0			
	OBAPR1	48A	PA19		ļ				1 1	1 1		1			
	OBA PR3	4BA	PA48		<u> </u>				00	00		0 0			
1	OBA PR8	48A	PA53						O O	0 0		0 0			
	OBAPR9	48A	PA54		İ				UQ	0 0		0 0			
	OSELECT	48A	PA25						0 0	0 0		0 0			
	QMUXWR	4BA	TA6		1				0 1	1 1		1 1			
	CADCONV	4BA	TA23						1 1	1 1		1 1			
	HLD	4HA	TA11			- · · · -			ΧQ	1 1		1 1			
	AVAL	- 4HA	TA24			R			X A	AA		A A			
	OCONVTP	4JA	TA17		1				ΖZ	0 Z		z z			
		<del> </del>			<del> </del>					<del> </del>					
	(U58-9)	4H <b>A</b>	TA			R			A	A A		AA			
	MO	4GA	TAS			1			0			'''			
<del> </del>				<del>                                     </del>	+	1			0			<del> </del>			
	M1 M2	4GA 4GA	TA1 TA13			1			0						
į	M2 M3	4GA	TA9			1			0	1					
t	i Ma	404	} !A3#	t	I	7		ŧ .	¥	I		1			

NOTES: 1. SEE TABLE 9.6.3.1.6 FOR INPUTS AND OUTPUTS ASSOCIATED WITH SUB ROUTINE A- .

REV. 1	REV. 4	REV. 7	PRINTS TO	ENGINEER	GENERAL ELECTRIC	DIGITAL INTERFACE
AEV. 2	REV. 5	ISSUED	. /9 73		DRIVE SYSTEMS DEPT	D C 2 2 2 2 2 4 5 5 4
REV. 3	REV. 6	MADE BY Dee MORE	HART 7/12/77		SALEM, VA. U.S.A.	DS3800HERA

9.6.3.1		S/OUTPUT		!				B1*	TIME					BIT TIME							
	SUB RU	OUT INE A																			
NOTE	MNEMONIC	SH.	PIN NO.	TEST TERM. NO.							·										
<u> </u>		]				1	2	3 4		5											
	OBDPRO OBDPR1 OBDPR2	4AA 4AA 4AA	PA61 PA62 PA63		l 1	<b>3</b> E E	5 E E	x x x x x x	g g	X X X	S X E X										
	OBDPR3 OBDPR4 OBDPR5	4AA 4AA 4AA	PA64 PA65 PA66		1	N Q	NOI-E	X X X X X X	g g	X X X	XOT X	NOT E									
	OBDPR6 OBDPR7	4AA 4AA	PA67 PA68			1	· ·	x x	à	×	2 X	· L	<u></u>		· · · · · · · · · · · · · · · · · · ·						
	ODBIN OBCMRS OBCMWS	4AA 4AA 4AA	PA17 PA2 PA4		ATTACA CAME AND	1 1 0	1	1 1 0 1		0 1 1	0 1 1 1	. 0									
	OBAPRO OBAPRI OBAPR3	48A 48A 48A	PA18 PA19 PA48		1	1 1 0	1	1 1		010	0 1	0 0									
	OBAPRS OBAPRS OSELECT	48A 48A 48A	PA53 PA54 PA25		1	υ 0 0	٥	0 0		000	000	0 0									
	OMUXWR OADCONV HLD	48A 48A 4HA	TA6 TA23 TA22		g g	0 1 X	1	0 1		1 1 1	1 1 1 1 1 1	L 1									
	AVAL OCONVTP	4HA 4JA	TA24 TA17		gr 1	X Z	Z	SEE 1	NOTE 2	Z	Z 7	z z	]								
	(U58-9)	4HA 4GA	TA TA8				N	+	NOTE 2	+			J								
	M1 M2 M3	4GA 4GA 4GA	TA1 TA13 TA9				0 T E 2														

NOTES: 1. APPLY THESE INPUTS PER COLUMN "A" OF ASSOCIATED TEST TIME.

- 2. VERIFY THESE OUTPUTS PER COLUMN "B" OF ASSOCIATED TEST TIME. (SEE SECTION 9.5.2)
- 3. VERIFY THESE OUTPUTS PER COLUMN "C" OF ASSOCIATED TEST TIME.

REV. 1	1 REV. 4	REV. 7 PRINTS TO	ENGINEER		TEST SPECIFICATIONS
		DL100 A	1 DOM	GENERAL 💮 ELECTRIC	DIGITAL INTERFACE
REV. 2	AEV. 5	ISSUED		DRIVE SYSTEMS DEPT	DS3800HERA
REV. 3	AEV. 6	MADE BY D.E. MOREHART 7/12/7	7	SALEM, VA. U.S.A.	CONT. ON SH. SHA SH. NO. SMA
DSD 0151 (01	)-76)			CA	MS

## 9.6.4 ANALOG TESTS


## 9.6.4.1 Phase Lock Loop Test

- 1. Connect a 1 MHZ 4.5V square wave (as defined in Section 9.2.2.1) to 02 (PA41).
- 2. Apply a 13.2  $\pm$  .2V peak to peak 60 HZ sine wave between VAN1 (PA16) and ACOM.
- 3. Observe a 5  $\pm$  1VDC 60HZ square wave at PB60 (VANO).
- 4. CRl should be on at this time.
- 5. Verify that the wave shape at OIR7 (PB80) is balanced between high and low states within 120 microseconds.
- 6. Set the VAN1 (PA16) signal to 55 HZ  $\pm$  .1. Adjust R15 for 2.5  $\pm$  .01VDC at VCO (TP4).
- 7. Connect TB11 to DCOM.
- 8. CR1 should go OFF.
- 9. Disconnect TB11 from DCOM.
- 10. Observe that VCO (TB25) is  $2.5 \pm .01$ VDC.
- 11. Adjust the frequency of the input between VAN1 (PA16) and ACOM to  $40 \pm 1$  HZ. CR1 should be on.
- 12. Re-adjust the input frequency to  $75 \pm 1$  HZ. CRI should be ON.
- 13. Re-adjust the input frequency to  $60 \pm 1$  HZ.
- 14. Remove input from VAN1 (PA16) and apply to VAN2 (PA22). PLL light should be OFF.
- 15. Tie REF2 (PB56) to DCOM. PLL light should be ON.
- 16. Remove signal from REF2 (PB56) and VAN2 (PA22) from DCOM.
- 17. Tie OREFEN (PB70) to DCOM. Adjust R6 for  $60 \pm 1$  HZ square wave at REFOSC (PB61). Should be switching to  $5 \pm 1$ VDC.

REV. 1	REV. 4	Yanasa	<b>1</b> 64			
	MEA. 4	MEV. 7	DL109 PKI	DOM	GENERAL ELECTRIC	Test Specifications DIGITAL INTERFACE
REV. 2	NEV. S	PENSUED 12	/11/79			DIGITAL INTERPACE
REV. 3	REV. S	MADE BY	701120	1		D S 3 8 0 0 H E R A
·	<del>,                                    </del>	G.W.Stult	z /91129		SALEM, VA. U.S.A.	CONT. ON SH. 9PA SH. NO. 9NA

## 9.6.4.1 Phase Lock Loop Test (Continued)

18. Apply REFOSC (PB61) signal to VANI (PA16). Verify the following signals:



# 9.7.0 <u>TEMPERATURE TESTS</u>

This element shall be tested at room ambient only for production tests.

END OF TEST

İ.,				7	
REV. 1	REV. 4	PRINTS TO DL109 PRI	DEM	SEWERAL CELECTRIC	Test Specifications DIGITAL INTERFACE
REV. 2	REV. S	188UED 12/11/79			D S 3 8 0 0 H E R-A
REV. 3	REV. 6	MADE BY G.W.Stultz 791129			CONT. ON SM. FL. SM. NO. 9PA

DSD 0131 400-76)