7. 1

				Data Sheet			1 0	-		
							1 of	<u> </u>	1/9	9/20
Job# 9000	7765						0 1	A A ====		
Serial # ODB	99C				Burn-in Star	t <u>() </u>	<u>7-1</u>	1 4 5:4	SPM	\Box
<u> کا - 3</u>				1			11	209:001		_
Data Sheet for _					Burn-in Stop				1.	_
Test Procedure	42K-AL	- 0135-A	<u> </u>		Technician 🚡			11/5		_
Test Procedure			Pre-Burn	Post Burn		ifapp	alues '			
Step	Nominal	Lower Limit	in Results	in Results	Upper Limit	cw	ccw	Pass/Fail		
2.III.D.CR3	+5.10 VDC	+4.84 VDC	+5.11vDC	45.15	+5.35 VDC	****	****			
2.III.D.CR4	+9.00 VDC	+8.91 VDC	+9.01vDC	+9.03	+9.09 VDC	****	****			
2.III.D.CR5	+11.70 VDC	+11.11 VDC	+11.60 VDC	+11.61	+12.28 VDC	****	****			
2.III.D.CR6	+16.00 VDC	+15.20 VDC	+15.37-VX	+15.58	+16.80 VDC	****	****			
2.III.D.CR7	+12.00 VDC	+11.40 VDC	+11.79VDC	+11.86	+12.60 VDC	****	****			
2.III.D.CR8	-16.00 VDC	-16.80 VDC	-15.44 VDC	-15.53	-15.20 VDC	****	****			
4.B	0 V	****	OVDC	0.000 V	****	-73.3~VD	48.51 MYDC		R4	
5.D	SQUARE WAVE	SQUARE WAVE	Sa. wave	50 mv fla 100Hz	SQUARE WAVE	+3.00DC	165VAC		R2	
6.B	+9.00 VDC	+8.91 VDC	+9.03VX	+9.03	+9.09 VDC	****	****			
6.D	≥ -10.2 VDC	≥ -10.2 VDC	-10.63VDC	-10,563	≥ -10.2 VDC	-10.6704	9.7VDC		R1	
6.E	≤-9.8 VDC	≤ -9.8 VDC	-9.73 NDC	-9.671	≤ -9.8 VDC	****	****			
7.B	-10.000 VDC	-10.001 VDC	-1 8.000v3c	-10.000V	-9.999 VDC	****	*****			
7.C	-10.000 VDC	-10.001 VDC	-10.000 DC	-10.060V	-9.999 VDC	****	****			
7.D - 6000 Hz	-12.500 VDC	-12.502 VDC	-12.501 VDC	-12.500 V	-12.498 VDC	****	****			
7.D - 4800 Hz	-10.000 VDC	-10.001 VDC	-10.000 v DC	-16.000V	-9.999 VDC	****	****			
7.D - 2400 Hz	-5.000 VDC	-5.002 VDC	-4.999 VDC	-4.999 v	-4.998 VDC	****	****			
7.D - 480 Hz	-1.000 VDC	-1.002 VDC	-1.000 NDC	- ,9998 v	-0.998 VDC	****	*****			
7.D - 48 Hz	≈-0.1 VDC	≈-0.1 VDC	lavdc	0 9 99v	≈-0.1 VDC	****	****			
7.D - 4.8 Hz	≈-0.01 VDC	≈-0.01 VDC	-dovDC	-,01V	≈-0.01 VDC	****	****			
7.E	-10.000 VDC	-10.001 VDC	-10.000 DC	-10.000v	-9.999 VDC	****	****			
7. F	-10.000 VDC	-10.003 VDC	-10.000 VDC	-10,000 V	-9.997 VDC	****	****			
8.A	-12.500 VDC	-12.502 VDC	-12.5/1DC	-12.500	-12.498 VDC	****	****			
										_

20F2

										1/9/201
8.C	-13.300 VDC	-13.700 VDC	-13,289 VDC	-13.286V	-12.900 VDC	-13.26 NP	-12.50M	De .	R3	cv
8.D	-13.300 VDC	-13.700 VDC	-13.289VDC	-13,287V	-12.900 VDC	****	****			
9.A - 480 Hz TO 10 Khz	≤ 10 mVDC	≤ 10 mVDC	- 010p/P	<-010 VPAP	≤ 10 mVDC	****	****			
9.B - 4.8 Hz	-0.01 VDC	-0.01 VDC	-, OLOVDC	-,010VB	-0.01 VDC	****	****			
9.B - 4.8 Hz	100 mVAC (Vpp)	100 mVAC (Vpp)	1 DOMVAC	80ml	100 mVAC (Vpp)	****	****			
9B - 12 Hz	-0.025 VDC	-0.025 VDC	- 025VDC	024	-0.025 VDC	****	****			
9.B - 12 Hz	80 mVac (Vp-p)	80 mVac (Vp-p)	FONVAL	70 mv	80 mVac (Vp-p)	****	****			
9B - 24 Hz	-0.05 VDC	-0.05 VDC	- 050VDC	-050V	-0.05 VDC	****	****			
9.B - 24 Hz	60 Mvac (Vp-p)	60 Mvac (Vp-p)	GONVAC	60 mV	60 Mvac (Vp-p)	****	****			
9.B - 48 Hz	-0.1 VDC	-0.1 VDC	-lovac	-100 V	· -0.1 VDC	****	****			
9.B - 48 Hz	40 mVAC (Vp-p)	40 mVAC (Vp-p)	40mVAC	35mV	40 mVAC (Vp-p)	****	****			
9.B - 120 Hz	-0.25 VDC	-0.25 VDC	25 VDC	-,250v	-0.25 VDC	****	****			
9.B - 120 Hz	20 mVAC (Vp-p)	20 mVAC (Vp-p)	SAVINGE	18mV	20 mVAC (Vp-p)	****	****			
9.8 - 240 Hz	-0.5 VDC	-0.5 VDC	SVDC	500 v	-0.5 VDC	****	****			
9.B - 240 Hz	10 mVAC (Vp-p)	10 mVAC (Vp-p)	IOMVAC	10 mv	10 mVAC (Vp-p)	****	****			
9.B - 480 Hz	-1.0 VDC	-1.0 VDC	-1.00 YDC	-1,000V	-1.0 VDC	****	****			
9.B - 480 Hz	10 mVAC (Vp-p)	10 mVAC (Vp-p)	IONVAC	<10mv	10 mVAC (Vp-p)	****	****			
10.D - 6000 Hz	TP5 - Off	TP5 - Off	OFF	970	TP5 - Off	*****	****		1	

16. d. \$4

TITLE

CONT ON SHEET 2

H NO. 1

REVISION

P3K-AL-0135-A02

CIRCUIT BOARD TEST FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 2

+

SH NO.

FIRST MADE FOR 170X543

SCOPE: This test instruction outlines the specifications for the Frequency to Voltage (F/V) converter circuit board.

APPLICABLE DRAWINGS

Schematic - 115D2970 Circuit Board - 115D3332 G-1

ACTIVE FOR 23 BY ADC DATE 2-28-95

EQUIPMENT REQUIRED (Or Equivalent)

1. Frequency Source

HP Model 200 AB

2. Frequency Counter

HP Model 5223L

3. Digital Voltmeter

Systron Donner Model 7000

4. Oscilloscope

Tektronix Model 7514 storage scope with two dual trace amplifiers Type 7A18.

or equivalent

GENERAL DESCRIPTION

The F/V converter circuit consists of a voltage comparator (IC1), 2 flipflops (IC2 & IC4), 2 switching transistors (Q1 & Q2), a unijunction (Q3) and an output amplifier (IC7). The circuit also contains 3 edditional IC's (IC3, IC5 & IC6) which are used to LOCK UP the output (hold output voltage constant) when the input frequency exceeds 6000 Hz.

The comparator (IC1) converts the input sine waves from the speed pickup on the turbine to square waves of equal frequency. IC2 is used for wave shaping and its output is differentiated to produce a spike waveform which triggers flip flop IC4 and turns Ql on and Q2 off. When Ql is switched on, the unijunction timer circuit is initiated, and when Q2 is switched off, a fixed voltage is applied to amplifier IC7.

When the unijunction times out and fires, it produces a reset pulse back to flip flop IC4 which switches Ql off and Q2 on; thus removing the fixed voltage from amplifier IC7. Note that Ql initiates the unijunction timer and Q2 applies a fixed voltage to the output at the start of each incoming positive going pulse and that the fixed voltage is turned off when the unijunction circuit times out causing the flip flop to change state. Since this constant voltage is switched on for a precise time, a constant amplitude, fixed pulse width results (note that the amplitude is fixed by the zener voltage (+9 V), width is held constant by the unijunction circuit (\$156 usec) and the pulse occurrence corresponds to the input frequency).



CONTAINS DOCUMENT AND PROPERTY TO BETTER A CONTAINS OF A C

DIV OR

_ DEPT.

P3K-AL-0135-A02

D. Mone June 17, 1971

ISSUED NOV 10 1972

APPROVALS

Steam Turbine ____ Schenectady, N.Y.

LOCATION CONT ON SHEET 2

он **NO.** <u>1</u>

FF-608-WA (1-72) PRINTED IN U.S.A.

+

970

CODE IDENT NO

273-1

272-1 273-1 273-7

PRINTS TO

197

90 4-1

334	TITLE	CONT	N SH	EET 4	ŀ
F3K-AL-0135-A02					

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

NT ON SHEET 4 SH NO. 3 FIRST MADE FOR

DUTY FACTOR

The duty factor of the F/V circuit is 75% at rated speed (4800 Hz), placing the 100% duty factor at 6400 Hz. The duty factor is 93.5% at LOCK UP (6000 Hz).

LOCKUP DETECTOR

+

The lockup detector is a 9601 one-shot, which is retriggerable and remains set when inputs occur at a period shorter than its operating time. Inputs that occur while the one-shot is set are counted by a binary counter, so that one interferring pulse cannot actuate a lockup. When the counter is full, IC5 causes the F/V converter to LOCK UP and also inhibits the counter. When a clear cycle occures with no interference, the counter is reset when the one-shot times out, removing the lockup.

The circuit requires a minimum of 13 inputs shorter than the timing of the 9601 one shot to achieve lockup. Since lock up occurs at a frequency below that at which the unijunction begins to skip, the unijunction timer flip-flop is still running properly. The output jumps up to the locked-up level when the time period of the input frequency is equal to the one shot time. At lockup (6000 Hz) the output jumps from -12.5 V up to -13.3 V.

BINARY COUNTER

The 4-stage binary counter as shown in Figure 2 counts input triggers that occur while the one shot is on. The counter is reset to zero whenever the one shot is off, so that inputs (combination of interference and normal) must occur closer together than the one shot time in order for the count to accumulate. The counter can accommodate up to 15 inputs, although only 13 are actually used in the final system, in order to optimize the gate circuits. When the count reaches 13, NAND gate G2 enables, and its output turns off the input to the counter via NAND gate G1, thereby sustaining the counter in state 13. It also goes to NAND gate G3, which locks up the output from the main flip-flop.

The 13 count delay in applying lock-up to the output can be tolerated because it will occur in 13 cycles of the input frequency while it is between the 95% and 100% duty factor points. In this region, flip-flop 1 is still running normally. With 100% speed in the kilocycle region, only about 10 milliseconds is required to actuate the lock-up, and even manual ramping of an oscillator frequency source is not fast enough to produce any observable down-scale transient when raising the frequency past 100%.

PRINTS TO

D.Mone
RE ISSUED

June 17, 1971

APPROVALS

Steam Turbine

P3K-AL-0135-A02

Schenectady, N.Y.

LOCATION CONT ON SHEET A

DIV OR

_ DEPT

SH NO. 3

SH NO. 3

REVISION

NOV 10 1973

1972

1974

18

SEP

the abo

FF-808-WA (1-72) PRINTED IN U.S.A.

134

TITLE

CONT ON SHEET 5

SH NO. 4

REVISION

NOV 10 197

1 1972

J.YYMBEC 2

P3K-AL-0135-A02

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET

+

SH NO. 4

FIRST MADE FOR

NOISE IMMUNITY

For interference occurring near the operating frequency, seven spurious inputs are required to actuate the lock-up circuit. Together with the 6 adjacent normal inputs, the count of 13 is achieved as shown in Figure 3. However, the frequency of the interference needs to be only slightly lower in order to cease having any effect at all on the d-c output. This is the frequency which will allow the one-shot to time out just before the lock-up count gets to 13. The limit involves the duty factor of the one shot at the frequency of the normal input. For our application where the duty factor is 75%, the result is immunity to any interferring frequency below 91.2% of the normal input. This result is not strongly dependent on the counter capacity. A count 15 would only raise it to 92.4%. A three stage counter with a capacity of 7 is still immune to interference up to 84% of the normal frequency.

The basic noise immunity of the unijunction timer also depends on its action when noise occurs in the time that its flip-flop is off. This condition will start a premature timing cycle, but will not effect the output through the filter since the result is to move the position of that cycle without affecting its duration. This is true as long as the next normal input occurs while the unijunction is still timing, which will be the case for any location of the interference as long as the duty factor of the unijunction flip-flop is 50% or greater. At lower input frequencies, interference can inject a complete extra unijunction time cycle between its normal ones, thereby raising the output. Therefore, the system design uses a normal duty factor of 75%. As typically used for speed feedback, the increase in output that interference can cause at low speeds is in the safe direction.

4 O.Mone SEP 18 1974

+

RE

MADE BY D.Mone June 17, 1971

NNV 102

APPROVALS

Steam Turbine

Schenectady,

DIV OR

P3K-AL-0135-A02

LOCATION CONT ON SHEET 5


SH NO.4


FF-808-WA (1-72) PRINTED IN U.S.A.

ISSUED

CODE IDENT NO

PRINTS TO





CONT ON SHEET 7A

SH NO. 7

REVISION

1972

10

P3K-AL-0135-A02

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 7A

+

SH NO. 7

FIRST MADE FOR

III. CIRCUIT SPECIFICATIONS

Power Supply Requirements

+ Power Supply:

+30.000 + .002 VDC

(Pin 17)

(plus supply draws approx. 200ma)

- Power Supply:

 $-22.000 \pm .002 \text{ VDC}$

(Pin 21)

(minus supply draws approx. 50ma)

В. Operating Signal Levels

(Pins 28 & 24)

Input Frequency: 4.8 Hz to 10,000 Hz.

Input Amplitude: 50 mV to 80 V p to p sinewave

Noise suppression lag at 122.5 + 7.5 KHz.

Output Load

(Pin 6) Refer to test setup - Fig. 4

Zener Regulated Voltages

= +4.84 to +5.35 VDCCR3

= +15.2 to +16.8 VDC CR6

= +8.91 to +9.09 VDC CR4

= +11.4 to +12.6 VDC CR7

#11.11 to +12.28 VDC CR5 CR8 = -15.2 to -16.6 VDC

Output Characteristics (TP6)

Saturation Level of IC7: -14.0 + .8V & +11.25 + .6V.

DC OUTPUT = -10.000 + .001 V at 4800 + 1 Hz

DC OUTPUT: Must increase linearly with input frequency (0 to -12.5 VDC

for 0 to 6000 Hz).

DC OUTPUT: Must remain constant at -13.30 + .20 VDC for input fre-

quencies > 6000 Hz.

DC OUTPUT: Must be adjustable above and below -10.000 V when input

frequency is held constant at 4800 + 1 Hz.

R1 full CW DC OUTPUT VOLTAGE = -10.200 VDC

R1 full CCW DC OUTPUT VOLTAGE ≤ - 9.800 VDC

Must be sensitive to changes of input frequency and

insensitive to changes of input amplitude.

ACCEPTABLE OFFSET: 1 mV after nulling output.

TEMPERATURE STABILITY: DC OUTPUT must not change more than 5 mV when

temperature is varied between 20 to 55°C.

& frequency is held constant at 4800 Hz

PRINTS TO

SEP 18 1974

D.Mone June 17, 1971 ISSUED NOV 10 1972

APPROVALS

Steam Turbine

Schenectady, N.Y.

DIV OR ___ DEPT.

LOCATION

P3K-AL-0135-A02

CONT ON SHEET 7A

FF-803-WA (1-72) PRINTED IN U.S.A.

+

RE

CONT ON SHEET 78

REVISIO

P3K-AL-0135-A02

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 7B

FIRST MADE FOR

CIRCUIT SPECIFICATIONS (continued)

OUTPUT CHARACTERISTICS (TP6) (continued)

DC OUTPUT VOLTAGE TRANSFER FUNCTION (WHEN 9V APPLIED TO INPUT OF ACTIVE FILTER)

$$\frac{E_0}{E_1} = \frac{-k}{\frac{s^2 + 2S}{\omega_0^2}} \frac{s + 1}{\omega_0}$$

$$= \frac{-k \omega_0^2}{s^2 + 2S \omega_0 s + \omega_0^2}$$

$$= \frac{(-1.475)(76.7)^2}{s^2 + 2(.507)(76.7) s + (76.7)^2}$$

$$= \frac{-8677}{s^2 + 77.77s + 5883}$$
NOMINAL VALUES

WHERE:

$$k = GAIN = 1.475 \pm .030 \text{ V/V}$$

$$S = DAMPING RATIO = .507 + .028$$

 ω_{\circ} = UNDAMPED NATURAL FREQUENCY = 76.7 \pm 5.0 RAD/SEC.

fo = UNDAMPED NATURAL FREQUENCY = 12.2 ± 0.8 HZ

NOTE:

The transfer function for the F/V converter results from the multiple feedback active filter, amplifier IC7. This low pass quadratic filter is underdamped, and the characteristics k & 5 change when Q2 switches R17 in and out of the active filter network. As a result, the output voltage transfer function changes as follows:

OUTPUT VOLTAGE TRANSFER FUNCTION (WHEN ZERO VOLTS APPLIED TO INPUT OF ACTIVE FILTER)

$$\frac{E_0}{E_1} = \frac{-k \omega_0^2}{s^2 + 2 \int \omega_0 s + \omega_0^2}$$

$$= \frac{(-2.95) (76.7)^2}{s^2 + 2 (.689) (76.7) s + (76.7)^2}$$

Steam Turbine

P3K-AL-0135-A02

Schenectady, N.Y.

8H NO.7A

CODE IDENT NO

PRINTS TO

LOCATION CONT ON SHEET '7B

REVISIC

P3K-AL-0135-A02

CONT ON SHEET 8

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER SH NO. 7B

FIRST MADE FOR

GIRCUIT SPECIFICATIONS (continued)

E. OUTPUT CHARACTERISTICS (TP6) (continued)

$$\frac{E_o}{E_1} = \frac{-17354}{s^2 + 105.7s + 5883}$$
 NOMINAL VALUES

WHERE:

k = GAIN = 2.950 + .060 V/V

S = DAMPING RATIO = .689 + .042

ω_o = UNDAMPED NATURAL FREQUENCY = 76.7 + 5.0 RAD/SEC.

fo = UNDAMPED NATURAL FREQUENCY = 12.2 + 0.8 HZ

DIV OR

P3K-AL-0135-A02

CONT ON SHEET 8

PRINTS 1

Steam Turbine

Schenectady, N.Y.

CONT ON SHEET 10

P3K-AL-0135-A02 TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 10

SH NO. 9

FIRST MADE FOR

IV. TEST INSTRUCTIONS



REVISION

NOV 10

*All notes are intended for information purposes and for trouble shooting aids.

Positive logic is used throughout entire F/V digital design. *NOTE:

- CONNECT F/V circuit board per test set-up shown in Fig. 4.
- CHECK ZENER VOLTAGES on the card per circuit specifications, Section III 2.
- ADJUST LOCKUP CIRCUIT OUT OF LINEAR REGION: 3.
 - a) Adjust trimpot R3 full CCW.


Adjusting R3 full CCW sets the reset time of the Binary Counter to approx. 140 usec. (measured on scope at IC6 pin 2). As a result, the lock up circuit will not function until the input frequency is approx. 7000 Hz, which is well above the normal linear werking region of 0 to 6000 Hz.

NULLING OUTPUT AMPLIFIER:

- (a) Apply dc power to the F/V card but keep the input signal from the sine wave oscillator turned off.
- b) Adjust trimpot R4 for zero volts output (+ .001V) at TP6.

SETTING INPUT LEVEL TO BE DETECTED:

- Set the oscillator frequency at 480 Hz and the amplitude of the input sine wave to approx. 2V p to p.
- b) Reduce the 2V signal down to 50mV p to p by using a 10 turn pot as shown below measure at TP1:



c) Apply the 50mV signal to the F/V input.

Observe the output of IC1 at TP2 on the scope and slowly adjust trimpot R2 either CW or CCW until a stable square wave can be obtained as shown.

PRINTS TO

197

8

RE

+

+

D. Mone June 17 1971

APPROVALS

Steam Turbine Schenectady, N.Y. DIV OR _ DEPT.

P3K-AL-0135-A0?

LOCATION CONT ON SHEET 10

SH NO. 9

SH NO.10

REVISION:

NOV 10 1972

REV 434

P3K-AL-0135-A02

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 11 SH NO. 10

FIRST MADE FOR

5. SETTING INPUT LEVEL TO BE DETECTED (continued):

TITLE

*NOTE: A stable dc output voltage from the F/V card will result when the pot is properly adjusted.




FIG. 5 ADJUSTING TRIMPOT R2 TO OBTAIN SQUARE WAVE OUTPUT FROM IC1 at TP2

*NOTE: The primary purpose of trimpot R2 is to adjust the detection level of comparator ICl so that low amplitude input signal (approx. 50mV) can produce a stable square wave output. As soon as the input level is much > 50mV, this adjustment is insignificant. After R2 is adjusted, note that signals < 50MV p to p will go undetected and the F/V converter will not produce any dc output.

6. CHECKING & RECORDING CRITICAL VALUES:

a) Remove the 5K precision pot from the oscillator input.

APPROVALS

*NOTE: This pot should be removed because it may produce noise problems in the test setup when the lock up circuit is checked out.

* b) Measure the voltage at CR4 (zener voltage must be #8.91 to +9.09 VDC.

c) Set the oscillator amplitude at approx. 2V p to p and the frequency at exactly 4800 + 1 Hz.

d) Adjust Rl full CW and measure the dc output voltage at TP6 (voltage must be ≥ -10.200 volts). For example, an output voltage of -10.400 V is acceptable but an output of -10.100 V is unacceptable.

D.Mone Nov. 8, 1972

ISSUED NOV 10 1972

Steam Turbine

DIV OR L

P3K-AL-0135- A02

SH NO. 10

CONT ON SHEET 11

CODE IDENT NE

PRINTS TO

O:YTDHO SEP 18 1974

Schenectady, N.Y.

LOCATION

FF-803-WA (1-72) PRINTED IN U.S.A.

am Mc11

REVISION

8.134

TITLE

P3K-AL-0135-A02 TEST

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 12

SH NO. 11

FIRST MADE FOR

6. CHECKING & RECORDING CERTICAL VALUES (continued):

e) Adjust R1 full CCW and measure the dc output voltage at TP6 (voltage must be 2 -9.800 volts). For example, an output voltage of -9.600 V is acceptable but an output of 9.900 is unacceptable.

*NOTE: The output voltage will vary approx. 0.8V when Rl is adjusted from end to end. Trimpot Rl adjusts the unijunction time from approx. 150 to 162 usec.

The unijunction time controls the width of the pulses to IC7. This time can be measured on the scope at TP3 as shown below:




FIG. 6 WAVEFORM AT TP3
(INPUT FREQ. = 4800 HZ)

NOTE: DUTY FACTOR = 75%

*NOTE: The same pulse shape as shown above can also be observed at the input to the output amplifier IC7 except that the amplitude will be approx. 4 1/2 volts (measured at collector of Q2).

R1	TP6 OUTPUT VOLTAGE dc	UNIJUNCTION TIME
Full CCW	-9.600	150 usec
Center of Pot	-10.000	156 usec
Full CW	-10.400	162 usec

APPROVALS

TYPICAL
VALUES
ASSOCIATED
WITH
ADJUSTING
R1

D. Mone Nov. 8, 1972

ISSUED NOV. 10 1972

DIV OR

P3K-AL-0135-A02

LOCATION CONT ON SHEET 12

SH NO. 11

18 1974

+

PRINTS TO

CONT ON SHEET 12A

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 12A BH NO.

P3K-AL-0135-A02

FIRST MADE FOR

CALIBRATING F/V OUTPUT VOLTAGE 7.

208.333 N.S.

- Set the oscillator frequency at exactly 4800 + 1 Hz and amplitude at approx. 2V p to p.
- Adjust trimpot R1 until output at TP6 equals -10.000 + .001 volts.

707 Ems

- c) Increase and decrease the oscillator amplitude from 2V p to p to 20 V p to p. Note that the dc output should not be sensitive to changes in input amplitude, but only to changes in frequency.
- Check the output voltage at several additional frequency points shown below:

	INPUT (TP1) FREQUENCY (Hz)		DC OUTPUT VOLTAGE (TP6)
	6000		-12,500 + .002 V
	4800		$-10.000 \mp .001 \text{ V}$
	2400	. 3.	- 5.000 ∓ .002 V
Komen	480	24	- 1.000 + .002 ♥
	48		Approx0.10 V
	4.8		Approx0.01 V

When the input frequency = 4800 Hz, the output voltage will be *NOTE: -10.000 V, and the duty factor will be 75% as shown in Fig. 6.

- e) Return the oscillator frequency to exactly 4800 Hz, and observe that output at TP6 equals -10.000 volts.
- f) Set the heat probe at 55°C and apply the probe to the unijunction for 30 sec. Remove probe and observe that the output voltage must return to within + 3mV of original-10.000V setting.

The unijunction heat test is repeated in order to insure that the correct temperature compensation resistor has been previously selected.

PRINTS TO MADE BY D. Mone Nov. 8, 1972 APPROVALS DIV OR P3K-AL-0135-A02 Steam Turbine NOV 10 1972 Schenectady. LOCATION CONT ON SHEET 12A SH NO. 12

PF-908-WA (1-72) PRINTED IN U.S.A.

+

CODE IDENT NO.

1974 700 SEP

REVISIONS

1972

NOV 10

CONT ON SHEET 13

SH NC 12A

REVISION!

P3K-AL-0135-A02

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 13 SH NO. 12 A

FIRST MADE FOR

CALIBRATING F/V OUTPUT VOLTAGE (Continued)

When the F/V is operating in the linear region, the output voltage NOTE: can be calculated as follows:

Vo = (V in) (-GAIN IC7)

WHERE:

VCR4 - Input zener voltage to output amplifier IC7.

Period of unijunction = Ratio of the zener voltage CR4 ON Period of input frequency time to the total time.

GAIN IC7 = GAIN of output amplifier IC7.

-R20/(R17 + R18)

Vo @ 4800 HZ =
$$\left(9V\right)\left(\frac{156 \text{ usec}}{208 \text{ usec}}\right) \left(-\frac{113K}{38.3K + 38.3K}\right)$$

Vo @ Rated Frequency = -10.00 volts.

As the period of the input frequency approaches the period of the unijunction, (100% duty factor), the maximum output voltage which can be obtained from the circuit is as follows:

Vo max =
$$(9V)$$
 (156 usec) $(-13K)$ $(38.3K + 38.3K)$

= - 13.3 volts

Therefore, the upper frequency limit is alse a function of the unifinction time. Note that when the period of the input frequency becomes less than or equal to the period of the unijunction timer, the flip flop will start missing input pulses.

PRINTS TO

Steam Turbine

DIV OR

P3K-A1-0135-A02

Schenectady, New Yorkocation CONT ON SHEET 13

SH NO. 12A

BH NC 13

REVISIONS

1972

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 14 BH NO. 13


P3K-AL-0135-A02

FIRST MADE FOR

SETTING LOCK UP LEVEL: 8.


- Increase the input frequency slowly from 4800 Hz to 6000 Hz (note that the output must dncrease linearly from -10.000 to -12.50 volts).
- b) Observe that the output voltage does not decrease or fall off before reaching 6000 Hz.
- c) Adjust R3 CW unit1 the output voltage jumps from -12.50 to -13.30 + 0.40 volts at the input frequency of 6000 HZ.
- d) After setting the lockup point at 6000 Hz, increase the input frequency from 6000 Hz up to 10,000 Hz and back down. Observe that the output voltage does not change in the lockup region.

The result of adjusting R3 is to set the reset time (which clears *NOTE: the binary counter) to approx. 165 usec. This reset time can be observed on the scope at IC6, pin 2 as shown below: At 4800 Hz



Addusting R3 full CCW sets the reset time to approx. 140 usec. while adjusting R3 full CW should produce a reset time of approx. 200 usec. The reset time will normally be set at 165 usec (6000 Hz).

The voltage level at TP4 will change from HI to LO, as soon *NOTE: as the frequency reaches 6000 Hz and the binary counter registers 13 pulses as shown below:



TP4 WAVEFORM AT LOCKUP FIG. 8

1.5	100		PRINTS TO
D.Mone Nov.	8, 1972 V 10 1972	APPROVALS	Steam Tambine DEFT. P3K-AL-0135-A02 Schenectady, N.Y. LOCATION CONT ON SHEET 14 SH NO. 13
FF-808-WA (1-72)			CODE (DENT 16

+

1974

REVISION

101972

TITLE

P3K-AL-0135-A02

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 15

FIRST MADE FOR

SETTING LOCK UP LEVEL (continued):

 e) When TP4 is switched from HI to LO, the output of flip-flop IC4 at TP5 is also held LO (OFF). As a result, Q2 will be held off, CR4 will be held on, and the output jumps up to =13.3 volts. This output voltage measurement can be used to check the gain of the active filter amplifier (IC7) as follows:

$$(V_{CR4})$$
 $(R20) = V_{O}$

(9V)
$$\frac{(113K)}{(38.3K + 38.3K)} = V_0$$

Therefore, in order to obtain the gain of IC7, divide the measured output voltage by the measured zener voltage.

GAIN IC7 =
$$\frac{\text{Vout}}{\text{V}_{\text{CR4}}}$$
 at lockup

Therefore, when TP4 switches from HI to LO, the output voltage will jump up to -13.3 V, which indicates that lock up has occurred.

This lock up condition results when the frequency pulses occur faster than IC3 can reset (clear) the binary counter. Since IC3 is reinitiated on each incoming pulse, it cannot time out and reset the counter. As a result, whenever the frequency period is shorter than the reset time (≈165 usec) for at least 13 pulses, lock up occurs. The first pulse whose frequency is less than 6000 Hz (period 165 usec), allows IC3 to reset the counter; IC7 will immediately be able to respond to the incoming frequency pulses and produce a dc output which is proportional to frequency.

Schenectady,

PRINTS TO

Ma_SEP 18 1974

D. Mone Nov. 8 1972 ISSUED NOV 10 1972

APPROVALS

Steam Turbine N.Y.

P3K-AL-0135-A02

LOCATION CONT ON SHEET 15

SH NO. 14

P3K-AL-0135-A02

CONT ON SHEET 16

BH NC15

REVISIONS

NOV 18 1972

NEV 2 34

TITLE

P3K-AL-0135-A02

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 16

ви но. 15

FIRST MADE FOR

9. OBSERVING OUTPUT FOR OSCILLATIONS & CHECKING RIPPLE AT TP6

- a) Vary oscillator frequency from 480 Hz to 10 K Hz and observe the output on the scope. The dc ripple or noise riding on the DC output should not exceed 10 MW p to p.
- b) Vary frequency from 4.8 Hz up to 480 Hz and observe on the scope that the ac ripple does not exceed the values listed below.

FREQUENCY (Hz)	DC OUTPUT VOLTAGE (volts)	AC OUTPUT VOLTAGE (V p to p)	WAVE SHAPE
4.8	01	100 mV	
12	025	80 mV	XXX "
24	05	60 mV	
48	10	40 mV	
120	25	20 mV	
240	50	10 mV	/
480	- 1.0	10 mV	

PRINTS TO

MADE BY
D. Mone Nov. 8, 1972

Steam Turbine
DEFT.

Schenectady, N.Y. LOCATION CONT ON SHEET 16 SH NO. 15

+

BH NC 16

REVISIONS

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

P3K-AL-0135-A02


CONT ON SHEET 17 SH NO. 16

FIRST MADE FOR

10. CHECKING OPERATION OF FLIP FLOP IC4, UNIJUNCTION TIMING CIRCUIT, AND LOCK UP TIME SETTING:

- a) Return Oscillator frequency to 4800 Hz.
- b) Connect TP3 to scope external trigger input.
- c) Connect TP3 & TP5 to scope inputs. (Outputs of FLIP FLOP IC4)
- d) Increase oscillator frequency to 6000 Hz, and observe that waveform at TP5 will disappear before waveform at TP3 begins to skip (This condition occurs at the lock up frequency). At frequencies less than lock up, the waveform at TP3 will be the inverse of the waveform at TP5.

*NOTE: When lock up occurs at 6000 Hz, TP5 will be held LO (OFF), due to TP4 being held LO. However, FLIP FLOP IC4 (Pin 1) will continue to respond to incoming frequency pulses, and the unijunction will continue to time out and produce reset pulses back to IC4. As a result, pulses can be observed on the scope at TP3 and IC4 pin 5 even though TP5 is held off when LOCK UP occurs (Output voltage jumps to 13.3 volts). Also note that at LOCK UP, a duty factor of approx. 93.5% can be observed on the scope at TP3 as shown below:



APPROVALS

FIG. 9 WAVEFORM AT TP3 (FREQ. = 6000 HZ)

PRINTS TO

D. Mone Nov. 8, 1972

ISSUED NOV 10 1972

Steam Turbine

Schenectady, N.Y.

DIV OR

P3K-AL-0135-A02

LOCATION CONT ON SHEET 17

ви но16

FF-803-WA (1-72)

REV LL

TITLE

CONT ON SHEET 17

T 17A SH NO. 17

P3K-AL-0135-A02

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 17A SH NO.

FIRST MADE FOR

REVISION

VEALSION

NOTES

- 1. Both IC2 and IC3 are triggered simultaneously at the falling edge.
- Output IC2 (Pin 8) HI until tl is reached.

17

- 3. Output IC3 (Pin 6) LO until t2 is reached.
- 4. Output \bar{Q} inhibits both ICl and IC2 from retriggering until t2 is reached.
- 5. "On" time controlled by VR1.
- 6. "Inhibit" time controlled by VR2.
- 7. T2 must be greater than T1.
- 8. Adjust VR1 to increase tl.
- 9. Adjust VR2 to increase t2.
- 10. +5 VDC supply for IC1 (9946) must be separate from +5 VDC supply for IC2 and IC3 (9601).
- 11. Input pulses will be transmitted to output during time t1, and will be inhibited from the output during time t2-t1.

PRINTS TO

RE

1972

Steam Turbine

Schenectady, N.Y.

DIV OR


LOCATION CONT ON SHEET

P3K-AL-0135-A02

17A IH NO.

17

FF-803-WA (4-73) PRINTED IN U.S.A.



SH NC 18

REVISION

1972

CONT ON SHEET 19

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

P3K-AL-0135-A02

FIRST MADE FOR

CHECKING LOCK UP CIRCUIT 11.

SH NO. 18

TEST DESCRIPTION

The test which follows uses a separate digital TEST UNIT to inject interference pulses into the F/V converter and cause lock up to occur. The entire test which follows will be observed on the scope and is intended to functionally check out the lock up circuit for the following:

- The ability of the One Shot (IC3) to detect input frequencies > 6000 HZ.
- 2. The ability of the binary counter to count exactly 13 pulses (frequency = 6000 Hz) and cause the output of IC5 (TP4) to/change state from HI to LO. thus inhibiting the unijunction flip-flop output at TP5.
- The ability of IC5 to inhibit the counter once 13 pulses have been registered.
- The ability of IC3 to reset (clear) the counter and unlock the F/V, as soon as the input frequency drops below 5000 Hz.

In order to achieve a lock up condition, a minimum of 13 consecutive input pulses whose time period is shorter than the One Shot time, are required. Therefore, in order to test this portion of the F/V, exactly 13 pulses whose period is shorter than the One Shot reset time (\$165 usec.) will be injected into the LOCK UP circuit. These pulses will be generated by summing 7 pulses from a separate/TEST UNIT board along with 6 normal frequency pulses. The TEST UNIT pulses will be spaced midway between the frequency pulses (4800 Hz = 208 usec) as shown below:

NORMAL FREQUENCY PULSE'S 208 Meses NOTE : INPUT FREQ. TEST UNIT PULSES = 4800 HX SUM OF I FREQ. PULSES ¢ UNIT PULSES

> PULSE TRAIN TO LOCKUP CIRCUIT FIGURE 11

PRINTS TO MADE BY D.Mone Nov. 8, 1972 APPROVALS DIV OR Steam Turbine P3K-AL-0135-A02 ISSUED 10 1972 Schenectady, N.Y. LOCATION CONT ON SHEET 19 BH NO. 18

FF-803-WA (1-72) PRINTED IN U.S.A.

CODE IDENT NO

18 1974

REVISION:

1 1972

-SEP 18 1974

CONT ON SHEET 19A

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

P3K-AL-0135-A02

FIRST MADE FOR

CHECKING LOCK UP CIRCUIT (continued) 11.

19

SH NO.

TEST DESCRIPTION (continued)

The result of injecting 13 continuous pulses whose period is approx. 104 usec will prevent the One Shot from resetting the Binary Counter. / Therefore the counter will count the 13 pulses and cause IC5 at TP4 to change state from HI to LO. This condition will cause the output at TP5 to also be held off. As a result, Q2 will be held off, CR4 will be held on (for a longer time than normal), and the F/V output voltage will jump up to a value greater than -10V (approx. -10.3V).

Since the next input frequency pulse (14th) will have a normal period of 208 usec, the One Shot will be able to reset (clear) the counter and unlock the F/V.

TEST UNIT

The digital TEST UNIT board also receives its input frequency pulses from the F/V voltage comparator IC1. The test unit + GATE output is used as a control unit and the number of output pulses from the TEST UNIT. The width of the scope B + GATE pulse can be varied by adjusting VR1 on the test unit. By adjusting the + GATE, the TEST UNIT can produce from 3 to 9 output pulses. When the + GATE is set/to produce exactly 7 pulses, a LOCK UP condition should result for only I pulse period. If 8 pulses are induced, LOCK UP should occur for /2 pulse periods, etc. LOCK UP should not occur for less than 7 pulses from the TEST UNIT.

It will be necessary to observe good grounding practices as well as minimum lead lengths in order to prevent noise from falsly triggering the LOCK UP circuit during testing. If false triggering does occur, this condition can be observed on the scope and the test set up should be corrected.

TEST SET-UP:

- a) Return oscillator frequency to 4800 Hz.
- b) Connect the Test /Unit per Figure 10. Observe on the scope
 - 1. Channel 1/- Test Unit TP4

 - Channel 2 Test Unit TP5
 Channel 3 F/V board TP4
 - 4. Channel 4 F/V board TP5
- c) Adjust VR1 until seven (7) pulses (TP5, Test Unit) appear on the scope).
- d) At the start of pulse 7, (TP5, Test Unit,) TP4, (F/V board) shows a negative pulse.

PRINTS TO D.Mone Nov. 8, 1972 **APPROVALS** DIV OR Steam Turbine P3K-AL-0135-A02 NOV 10 1972 Schenectady, N.Y. LOCATION CONT ON SHEET

FF-908-WA (1-72) PHINTED IN U.S.A

+

10. 74		

CONT ON SHEET

REVISIO

197

MADEC 27

8 1974

SEP

P3K-AL-0135-A02

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 21 ' SH NO.

FIRST MADE FOR

12. CHECK ACTIVE FILTER FREQUENCY COMPENSATION NETWORK BY OBSERVING THE TIME RESPONSE TO A STEP INPUT.

- Switch the Input Frequency at TP1 from 0 HZ to 4800 HZ, and observe the change, in output voltage @ TP6. (Use a storage scope to capture the transient time response on the screen).
- Fig. 13 shows the waveshape, % overshoot, time to peak, and tolerances which must be observed.

*NOTE:

The above time response test is used to check the active filter characteristics (Damping Ratio = .507 & Undamped Natural Frequency = 76.7 RAD/SEC) when transistor Q2 is OFF and CR4 applies 9V to the input of the active filter amplifier IC7.

- Switch the input frequency at TP1 from 4800 HZ to 0 HZ, and observe the change in out put voltage @ TP6 (Use a storage scope to capture the transient time response on the screen).
- ' Fig. 14 shows the waveshape, % Overshoot, Time to Peak, and Tolerances which must be observed.

*NOTE:

The above time response test is used to check the active filter characteristics (Damping Ratio = .689 and Undamped Natural Frequency = 76.7 RAD/SEC) when zero volts is applied to the input of the active filter amplifier IC7.

PRINTS

+

Steam Turbine

Schenectady, N.Y.

DIV OR _ DEPT.

P3K-AL-0135-A02

LOCATION CONT ON SHEET 21

CONT ON SHEET 22 SH NO. . 21

REVISIO

P3K-AL-0135-A02


TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON BHEET 22 ви но. 21

FIRST MADE FOR

FIG. 13 F/V CONVERTER OUTPUT VOLTAGE TRANSIENT RESPONSE

FOR STEP CHANGE OF INPUT FREQUENCY FROM 'O HZ to 4800 HZ



TIME (10 msec/DIV)

NOTE:

UNDAMPED NATURAL FREQUENCY (ω_o) = 76.7 RAD/SEC.

DAMPING RATIO (S) = .507

MAX OVERSHOOT % = 15.7 + 2.3%

MAX OUTPUT VOLTAGE = -11.57 \pm 0.23 VDC @ 47.5 \pm 1.5 msec

PRINTS T

Schenectady, N.Y.

Steam Turbine

LOCATION

P3K-AL-0135-A02 CONT ON SHEET

FF-803-WA (H-70) PRINTED IN U.S.A.

REVI:


P3K-AL-0135-A02


TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 23 22

FIRST MADE FOR

TITLE





TIME (10 msec/DIV)

NOTE:

UNDAMPED NATURAL FREQUENCY (ω_0) = 76.7 RAD/SEC.

DAMPING RATIO (5)

MAX OVERSHOOT % = 5.1 + 1.8

MAX OUTPUT VOLTAGE = $+0.51 \pm 0.18$ VDC @ 56.5 ± 4.5 msec

Steam Turbine Schenectady, N.Y. DIV OR

LOCATION CONT ON SHEET 23

P3K-AL-0135-A02

PRINTS TO

P3K-AL-0135-A02

CONT ON SHEET 24

REVISIO

1974

 ∞

P3K-AL-0135-A02

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

24 CONT ON SHEET

23 \$H NO.

FIRST MADE FOR

13. CHECK FREQUENCY COMPENSATION NETWORK

> Check IC1's input noise suppression lag filter specified in section III. A storage scope will be adequate for this check. Note that the output of the filter must be within 63% of the final valve in one time constant (1.3 usec).

14. CHECK UNIJUNCTION TIMING CAPACITOR

> After all F/V board tests have been completed, apply Freon spray to the unijunction timing capacitor C4, and observe that the F/V output remains constant at -10.000 VDC (Input frequency = 4800 HZ). If the output goes to a new value, the capacitor must be replaced and the board rechecked and realigned.

> > PRINTS TO

APPROVALS Steam Turbine

Schenectady, N.Y.

DIV OR _ DEPT.

P3K-AL-0135-A02 LOCATION CONT ON SHEET

8H NO.

To the second se	BENERAL (S) ELECTRIC	P3K-AL-0135-A	.02
18. d 34	TITLE	CONT ON SHEET	SH NG 24
P3K-AL-0135-A02	CIRCUIT BOARD TEST FOR FREQUENCE TO VOLTAGE CONVERTER	JENCY	24
CONT ON SHEET SH NO. 24	FIRST MADE FOR		į.
	4		REVISIO
			711
32 ¹⁶	o ^l		3
	0 - 10-1		18 9
PREPARED BY Dombrosky	okey G. Studiester DATE	10-17-72	
CONTROL DESI	& E. Andrejko GN ENGINEERING		30.
			M
			1974
		W).	00
			S
		= "	. 2
$\int \int \int d^{3}x dx$. /)		83
APPROVED BY / Colorfano	DATE	10/26/72	_ 0
EHC TEST ENG	K 1	\$2 W	73
		7	-
6: 6:			
10 No.	ès		
5 8			9
는 및			1984
91			8
00	100	Ø	
APPROVED BY P.C. Callan -	DATE DATE	10-27-72	_ 4
CONTROL DESIG	EN ENGINEERING		3 2 00
A SP SP			
A Comment	2		= 12
ti en		a Se	**
The year of the	. = %		
			PRINTS TO
0.97149 Our. 31.1972	Steam Turbine	W OR P3K-AL-0135-A0	