P3K-AL-0393-A01

CONT ON SHEET 2 TITLE TEST INSTRUCTION FOR LOAD LIMIT/ . LOAD SET RUNBACK CIRCUIT BOARD 1L1-H001

ASS'Y DRW. 117D6694 G1 FIRST MADE FOR EHC Mark II

CONT ON SHEET SH NO.

REVISIONS

## I. CIRCUIT DESCRIPTION

The purpose of the Load Limit/Load Set Runback Circuit is to impose operating limits upon the flow reference signal of the controlling valve set due to plant and turbine operating conditions and to reposition the load set motor in accordance with these limits.

The load limit consists of a variable-rate load setback limit circuit and a hand-set load limit circuit. The variable-rate load setback limit circuit has simultaneously switched input signals of a load setback limit applied to the limit amplifier and a load setback rate applied to the intergrator. There are four separate load setback limits with their four associated load setback rates. These limits and rates are adjustable on the LL & LSR printed circuit board. These four load setback limits and the four load setback rates are each gated in such fashion that should more than one input occur at the same time, then the lowest limit and the fastest load setback rate will prevail.

The gated load setback limit input signal is summed with an adjustable opening bias to provide the appropriate signal voltage level for a limit signal. This summing operation is accomplished with the operational amplifier connected as an amplifier, which is referred to as the limit amplifier.

The operational amplifier connected as an intergrator has initial conditions established by an input bias that keeps the operational amplifier in negative saturation, while the feedback capacitor is charged to the flow reference signal of the controlling valve set.

The output signal of the intergrator is gated with the output of the limit amplifier in a high value gate. This gated output is the load limit signal. Operation of this combination is such that when a load setback rate is applied to the integrator and a load setback limit is applied to the limit amplifier, the integrator will integrate down from the initial flow reference condition to the load setback limit established at the output of the limit amplifier at the prescribed rate. The load setback limit will then prevail as the load limit signal as the operational amplifier of the integrator will again go into negative saturation.

This load limit signal is used to operate a voltage comparator (pin 28) and provide a signal to the load runback circuit, but it requires a power stage to supply the necessary current for the output low value gate.

The load limit power stage output signal is gated with the pressure limiter signal and the controlling valve amplifier signal in a low value gate to establish the flow reference signal for the controlling valves. (pin 16)

This LL & LSR Circuit is designed to drive either two, three, or four valve position loops whose individual input impedance is 20 kilohms.

APPROVALS

273-2

273-12 273-71

273**-1**31

273-22 273-22

PRINTS TO

MACY. Molacek Sept. 19, 1977 SEP 20 1977 ISSUED

DIV OR STEAM TURBINE DEPT.

P3K-AL-0393-A01

STO

		GENERAI	L 🚱 ELECTRIC	P3K-AL-0393-A01	
P3K-AL-039	3-A01 sh no. 2	LOAD SET F	URCTION FOR LOAD LIMIT/ RUNBACK CIRCUIT BOARD 1 . 117D6694 G1 HC MARK II		no 2
The loa and Loa amplifi runback (Pins 2) The han panel p signal the low the pot Another	der. This amplifier our set load li rovides an in is diode gate est value wil entiometer si	al is summed with Circuit in an order is refer to the control of t	ch an input signal from operational amplifier of red to as the runback used to operate two votes that is mounted on the limit amplifier. To setback limit input sifferential voltage compand setback limit signates by the hand-set load	onnected as an amplifier. The oltage comparators the turbine control his potentiometer ignals such that mparator compares	
A. EXTE	Power Supplie Power Supply +22.000 ± 0.0 Power Supply	ION REQUIREMENTS  1 (Pin 37):  002 VDC at 130 M	IA (approx) P <sub>IN</sub> 39 C	\$ \$\$\frac{1}{2}	
A2. 514 1.  S( 2. 52 3. 53 4. 54 5. 55 6. 7. 8. 9. 10.	Operating Sig Input 1 (Pin 0.1 to + 10 V connected bet Input 2 (Pin Input 3 (Pin Input 4 (Pin Input 5 (Pin Input 6 (Pin Input 7 (Pin Input 8 (Pin Input 9 (Pin Input 10 (Pin	nal Levels 19; load limit (approx.) (Con ween pins 26 an 31; load setbac 35; load setbac 34; load setbac 32; load setbac 22; load setbac 23; load setbac 24; load setbac 24; load setbac	setting): trolled by a 5 K load	itched to pin 11). ched to pin 11). ched to pin 11). ched to pin 11). ched to pin 11). tched to pin 11). tched to pin 11). tched to pin 11).	110-05 31 and 20 000.
1. ]	Output Loads Load l (Pin le Low value gate	5): 2 voltage divide	er-load configuration a	is per figure 1.	

PRINTS TO MAGE Polacek Sept. 19, 1977
ISSUED SEP 20 1977 APPROVALS Steam Turbine DIV OR P3K-AL-0393-A01 Schenectady, N.Y. LOCATION CONT ON SHEET FF-8/3-WA (1-70) PRINTED IN U.S.A.

+

Steam Turbine

Schenectady, N.Y.

SEP 20 1977

+

CODE IDENT NO

SH NO.

P3K-AL-0393-A01

LOCATION CONT ON SHEET

GENERAL ( ELECTRIC P3K-AL-0393-A01 TITLE TEST INSTRUCTION FOR LOAD LIMIT LOAD 5 SET RUNBACK CIRCUIT BOARD 1L1-HOO1 P3K-AL-0393-A01 ASS'Y DRAWING 117D6694 G-1 CONT ON SHEET SH NO. FIRST MADE FOR EHC MARK II REVISIONS where Gain (G1) = 1.002 + 0.020 volts/voltNoise Suppression Lag Time Constant (T1) =  $1.70 \pm 0.19$  msec Noise Suppression breakpoint (F1) =  $95 \pm 11$  HZ c. Transfer function for valve opening bias (R19, R23)  $\frac{7}{10000} \frac{\text{TP6}}{\text{TP3}} = \text{G2}$ where Gain (G2) =  $1.000 \pm 0.020$  volts/volt d. Saturation limits (TP4): 14 9 + 13 VDC (minimum) CONNECT SOK Resisten From THG TO TPSO Integrator Amplifier (IC1) (With IC2 driven into negative saturation) TP+ a. Acceptable offset rate at TP6:  $\pm$  1.0 m VDC/sec (adjustable through VR50 - adjustment point should be at least two turns aways from either pot ends). b. Transfer function for bias signal (R5, R6, C1, C3)  $\frac{\text{TP6}}{\text{TP14}} = \frac{\text{G3}}{\text{S(1)}}$  $\overline{S(1+T3\cdot S)}$ where Gain (G3) = 0.503 + 0.030 volts/voltNoise Suppressions Lag Time Constant (T3) =  $1.70 \pm 0.19$  msec Noise Suppressions Breakpoint (F3) = 95 + 11 HZc. Transfer function for load limit rate signal (R7, R8,C1, C4)  $\frac{\text{TP6}}{\text{TP13}} = \frac{-\text{G4}}{\text{S(1+T4.S)}}$ where Grain (G4) = 0.101 + 0.006 volts/volt/sec Noise Suppression Lag Time Constant (T4) =  $1.89 \pm 0.21$  msec Noise Suppression Lag Time Constant (F4) =  $86 \pm \overline{10}$  HZ d. Saturation limits (TP10): Positive; 13.216 + 0.293 Volts Negative; -13.216 + 0.293 Volts 4. Load Runback Amplifier (IC3) a. Acceptable offset at TP12 (zero inputs):  $\pm$  1.0 mVDC (Adjustable through VR52 - adjustment point should be at least two turns away from either pot end) b. Transfer function for load limit signal (R27, R29)

 $\frac{\text{TP12}}{\text{TPQ}} = -\text{G5}$ 

PRINTS 10 Mage Polacek Sept. 19, 1977 APPROVALS ... DIV OR Steam Turbine P3K-AL-0393-A01 SEP 20 1977 Schenectady, N.Y. LOCATION CONT ON SHEET SH NO. cops with a

+

GENERAL (%) ELECTRIC P3K-AL-0393-A01 NO. TEST INSTRUCTION FOR LOAD LIMIT LOAD SHEET TITLE 6 SET RUNBACK CIRCUIT BOARD 1L1-HOO1 P3K-AL-0393-A01 ASS'Y DRAWING 117D6694 G-1 sh No. 5 CONT ON SHEET EHC MARK II FIRST MADE FOR REVISIONS where Gain (G5) = 1.000 + 0.020 volts/voltc. Transfer function for loading rates and load set limit input (VR7, R26, R28, R29) signal  $\frac{\text{TP12}}{\text{TP16}} = \frac{-\text{G6}}{(1+\text{T6}\cdot\text{S})}$ C.1 VR7 Fully (W) Gain (G6): 1.243 + 0.025 volts/volt Noise suppression Lag Time Constant (T6): 1.18 + 0.13 msec Noise Suppression Lag Time Constant (F6): 137  $\pm$  15 HZ C.2 VR7 Fully CCW Gain (G6) = 0.829 + 0.042 volts/voltNoise suppression Lag Time Constant (T6): 1.57  $\pm$  0.20 msec Noise suppression Lag Time Constant (F6):  $103 \pm 13$  HZ d. Saturation limits (TP12) + 13VDC (minimum) Voltage divider for integrator bias signal input. (Pin 31 connected to Pin 11) Voltage at TP14: 5.554 + 0.131 V Voltage dividers for load setbacks and load limit rate inputs (VR2,3,4,5 fully CCW and VR53, 54, 55, 56 fully CW) a. Resistance between each of pins 22, 23, 24, 25, 32, 33, 34 and 35 and ground: 10 K Ohms + 10% b. Voltage at TP7 and Pin 18 with any one of pins 22, 23, 24, 25 or 19 connected to pin 11:21.410 + 0.464. c. Voltage at TP13 with any one of pins 32, 33, 34 or .35 connected to pin 11: 21.410 + 0.4647. Voltage divider for Load Limit Potentiometer (5K 1% resistor connected between pins 26 and 36). VR6 fully CW - Voltage at TP15: 9.245 ± 0.220 VR6 fully CCW - Voltage at TP15: 11.195 ± 0.110 V 8. VR1 ? NO SET DOINTS

PRINTS TO маре ву J.Polacek Sept. 19, 1977 APPROVALS Steam Turbine P3K-AL-0393-A01 --- DEPT. ISSUED SEP 20 1977 Schenectady, N.Y. LOCATION CONT ON SHEET 5 SH NO.

+

+

$\chi = T - \chi$	•	GE	NERAL (36) ELECTR	10	P3K-AL-0393-A	.01
REV NO.	garaga garaga da da da mananda da	TITLE	**************************************	3	CONT ON SHEET	24 40Q
P3K-AL-0393-A	.01	SET	INSTRUCTION FOR LO RUNBACK CIRCUIT BOA Y DRAWING 117D6694	RD 1L1-H00		
CONT ON SHEET	sh no. 6	FIRST MADE	Y DRAWING 117D6694 FOR EHC MARK II			
						REVISION
PREPARED BY	2.	Lcono	y ou	DATE	11/26/73	
	D. Econom	ou N ENGINEEI	RING			
APPROVED BY		Cel		DATE	9-6-77	
		lan - Mana N ENGINEEF	RING			
		•		•		
			<i>:</i>		•	
TEST PROCEDU	RE ZZ Z	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -		DATE	4/8/22	
	R. Debert EHC TEST				·/ / /	
	·					
			·			
•						PRINTS TO
ов ву J.Polacek Sep	t. 19, 1977	APPROVALS	Steam Turbine	DIV OH	D2V AT 0202 AC1	
SEP 2	0 1977		Schenectady, N.Y.		P3K-AL-0393-A01 on sheet s	н но.6

FF-803-WB (12-67) PRINTED IN U.S.A

Cast Beent No.