

# GENERAL ELECTRIC

P3K-AL-0305-A01

REV NO. 01/134  
P3K-AL-0305-A01  
CONT ON SHEET 2 SM NO. 1

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

CONT ON SHEET 2 SM NO. 1

*115D2220 G2*

## I. SCOPE

This test instruction outlines the specifications for the FREQUENCY TO VOLTAGE (F/V) converter circuit board 115D2220 G1, G2

## II. CIRCUIT DESCRIPTION

The F/V converter circuit consists of a voltage comparator (IC1), 2 flip-flops (IC2 & IC4), 2 switching transistors (Q1 & Q2), a unijunction (Q3) and an output amplifier (IC7). The circuit also contains 3 additional IC's (IC3, IC5 & IC6) which are used to LOCK UP the output (hold output voltage constant) when the input frequency exceeds 6000 Hz.

The comparator (IC1) converts the input sine waves from the speed pickup on the turbine to square waves of equal frequency. IC2 is used for wave shaping and its output is differentiated to produce a spike waveform which triggers flip flop IC4 and turns Q1 on and Q2 off. When Q1 is switched on, the unijunction timer circuit is initiated, and when Q2 is switched off, a fixed voltage is applied to amplifier IC7.

When the unijunction times out and fires, it produces a reset pulse back to flip-flop IC4 which switches Q1 off and Q2 on; thus removing the fixed voltage from amplifier IC7. Note that Q1 initiates the unijunction timer and Q2 applies a fixed voltage to the output at the start of each incoming positive going pulse and that the fixed voltage is turned off when the unijunction circuit times out causing the flip flop to change state. Since this constant voltage is switched on for a precise time, a constant amplitude, fixed pulse width results (note that the amplitude is fixed by the zener voltage (+9 V), width is held constant by the unijunction circuit (~156 usec) and the pulse occurrence corresponds to the input frequency).

*Test starts on page 11*

*Power Supply Requirements on page 7*

*Do not use MKII UNIV Fixture  
USE Just Plain UNIV Fixture*

MADE BY  
D. Mone Oct. 4, 1972

APPROVALS

Steam Turbine

DIV OR  
DEPT.

P3K-AL-0305-A01

REVISION

4

27 1978

4

DEC 4 1974

2

DEC 4 1974

3

DEC 4 1974

273-22

273-2

273-1

273-22

273-7

273-1

PRINTS

1

no chg. this sh.

GENERAL ELECTRIC

P3K-AL-0305-A01

CONT ON SHEET 3 SM NO. 2

REV NO. 01734  
P3K-AL-0305-A01  
CONT ON SHEET 3 SM NO. 2

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

GENERAL DESCRIPTION (continued)

The output amplifier (IC7) along with a 2nd order, multiple feedback, low pass active filter, converts the input pulses to a dc output which is proportional to frequency.

The characteristic frequency to voltage curve which the F/V converter circuit produces is shown below. As the input frequency increases from 0 to 6000 Hz, the output voltage increases linearly from 0 to -12.50 volts. At rated speed (4800 Hz), the output voltage = -10.000 volts.

For all frequencies greater than 6000 Hz, the LOCK UP circuit will hold the output constant at approximately -13.3 volts.




FIG. 1 FREQUENCY/VOLTAGE CHARACTERISTIC CURVE

REVISIONS

4 Polacek 27 1978  
No chg. this shrt

1974

DEC 4

3

APR 1 1976

ET-2

273-

273-

273-

273-

PRINTS

MADE BY  
D.Mone Oct. 4, 1972

APPROVALS

Steam Turbine

DIV OR  
DEPT.

P3K-AL-0305-A01

CONT ON SHEET 3 SM NO. 2

GENERAL ELECTRIC

P3K-AL-0305-A01

CONT ON SHEET

4

SH NO

3

REV NO.

P3K-AL-0305-A01

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

FIRST MADE FOR

ENH MARK II

CONT ON SHEET

4

SH NO.

3

REVISIONS

### DUTY FACTOR

The duty factor of the F/V circuit is 75% at rated speed (4800 Hz), placing the 100% duty factor at 6400 Hz. The duty factor is 93.5% at LOCK UP (6000 Hz).

### LOCKUP DETECTOR

The lockup detector is a 9601 one-shot, which is retriggerable and remains set when inputs occur at a period shorter than its operating time. Inputs that occur while the one-shot is set are counted by a binary counter, so that one interfering pulse cannot actuate a lockup. When the counter is full, IC5 causes the F/V converter to LOCK UP and also inhibits the counter. When a clear cycle occurs with no interference, the counter is reset when the one-shot times out, removing the lockup.

The circuit requires a minimum of 13 inputs shorter than the timing of the 9601 one shot to achieve lockup. Since lock up occurs at a frequency below that at which the unijunction begins to skip, the unijunction timer flip-flop is still running properly. The output jumps up to the locked-up level when the time period of the input frequency is equal to the one shot time. At lockup (6000 Hz) the output jumps from -12.5 V up to -13.3 V.

### BINARY COUNTER

A 4-stage binary counter as shown in Figure 2 counts input triggers that occur while the one shot is on. The counter is reset to zero whenever the one shot is off, so that inputs (combination of interference and normal) must occur closer together than the one shot time in order for the count to accumulate. The counter can accommodate up to 15 inputs, although only 13 are actually used in the final system, in order to optimize the gate circuits. When the count reaches 13, NAND gate G2 enables, and its output turns off the input to the counter via NAND gate G1, thereby sustaining the counter in state 13. It also goes to AND gate G3, which locks up the output from the main flip-flop.

The 13 count delay in applying lock-up to the output can be tolerated because it will occur in 13 cycles of the input frequency while it is between the 95% and 100% duty factor points. In this region, flip-flop 1 is still running normally. With 100% speed in the kilocycle region, only about 10 milliseconds is required to actuate the lock-up, and even manual ramping of an oscillator frequency source is not fast enough to produce any observable down-scale transient when raising the frequency past 100%.

4 11/18/74  
no chg. this sh

1974

DEC 4

1974

11/18/74

11/18/74

11/18/74

11/18/74

11/18/74

11/18/74

11/18/74

11/18/74

11/18/74

11/18/74

11/18/74

11/18/74

11/18/74

11/18/74

11/18/74

11/18/74

one Oct. 4, 1972

APPROVALS

Stream Turbine

DIV OR DEPT.

P3K-AL-0305-A01

4

3

PRINTS

273

273-

273-

273-

ET-27








REV NO. 1/1:34  
P3K-AL-0305-A01  
CONT ON SHEET 7 SH NO. 6

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II


REVISIONS

OCT 27 1974  
4 Polacek  
NO chg. this prt



NOTE: 6 INTERFERENCE PULSES  
SHOULD NOT AFFECT THE OUTPUT

FIG 3a EFFECT OF INTERFERENCE (ONE PULSE PER INPUT CYCLE)



NOTE: 4 INTERFERENCE PULSE  
PAIRS SHOULD NOT AFFECT THE OUTPUT

FIG 3b EFFECT OF INTERFERENCE AT ONE  
PULSE PAIR PER INPUT CYCLE

DEC 4 1974

APR 1 1976

PRINT

MADE BY  
D. Mone Oct. 4, 1972

APPROVALS

Stream Turbine  
Schenectady, N.Y.

DIV OR  
DEPT.

P3K-AL-0305-A01

CONT ON SHEET 7

SH NO. 6

CODE 101

REV NO. 34  
 P3K-AL-0305-A01  
 CONT ON SHEET 7A SN NO. 7

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

FIRST MADE FOR EHC MARK II

REVISIONS

## III. CIRCUIT SPECIFICATIONS

## A. Power Supply Requirements

+Power Supply:  $+22.000 \pm .002$  VDC  
 (Pin 37) (plus supply draws approx. 200ma)

-Power Supply:  $-22.000 \pm .002$  VDC  
 (Pin 41) (minus supply draws approx. 50ma)

B. Operating Signal Levels com 39  
 (Pins 28 & 24)

Input Frequency: 4.8 HZ to 10,000 HZ.

Input Amplitude: 50mV to 80V p-p sinewave  
Input Amplitude Required to Turn on F/V  
 (Input Level Adjust at 480 HZ sinewave)

Range: G1 max. =  $100 \pm 25$  mV p-p VR50 full CCW  
 min. = 40mV p-p (approx.) VR50 full CW or less  
G2 max. =  $200 \pm 100$  mV p-p VR50 full CCW  
 min. = 40 mV p-p (approx.) VR50 full CW or less

Set Point: 50 mV p-pInput Noise Suppression lag

Breakpoint: G1 =  $122.5 \pm 7.5$  KHz  
G2 =  $5.6 \pm 0.4$  KHz

C. Output Load  
 (Pin 6)

Refer to test setup - Figure 4.

## D. Zener Regulated Voltages

CR3 =  $+5.1 \pm 5\% \pm .25V$  ✓ TP52 RED  
 CR4 =  $+9.0 \pm 1\% \pm .09V$  ✓ TP55 GREEN  
 CR5 =  $+11.7 \pm 5\% \pm .59V$  ✓ TP53 BLACK  
 CR6 =  $+16.0 \pm 5\% \pm .90V$  ✓ ACROSS CR6  
 CR7 =  $+12.0 \pm 5\% \pm .60V$  ✓ TP54 BROWN  
 CR8 =  $-16.0 \pm 5\% \pm .80V$  ✓ TP56 ORN

## E. Output Characteristics (TP6)

Saturation Level of IC7:  $-14.0 \pm .8V$  &  $+11.25 \pm .6V$ DC OUTPUT =  $-10.000 \pm .001V$  at  $4800 \pm 1$  HZ

DC OUTPUT: Must increase linearly with input frequency (0 to -12.5 VDC for 0 to 6000 HZ).

MADE BY 0.7111 07/11/72  
 ISSUED ADD 1 10710

APPROVALS

Steam Turbine

DIV OR  
DEPT.

P3K-AL-0305-A0

Schenectady, N.Y.

LOCATION CONT ON SHEET 7A

REVISIONS  
 1 1976  
 2 0.7111 APR 1 1976  
 3 0.7111  
 4 0.7111  
 5 no chg. mis. shrt / 1.7111

REV NO. 34  
P3K-AL-0305-A01  
CONT. ON SHEET 8 SH NO. 7A

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

CONT. ON SHEET 8 SH NO. 7A

### III. CIRCUIT SPECIFICATIONS

#### E. Output Characteristics (TP6) (continued)

DC OUTPUT: Must remain constant at  $-13.30 \pm .20$  VDC for input frequencies  $> 6000$  HZ.  
DC OUTPUT: Must be adjustable above and below  $-10.000$ V when input frequency is held constant at  $4800 \pm 1$  HZ.

VR1 full CW DC OUTPUT VOLTAGE  $\geq -10.200$  VDC  
VR1 full CCW DC OUTPUT VOLTAGE  $\leq -9.800$  VDC

DC OUTPUT: Must be sensitive to changes of input frequency and insensitive to changes of input amplitude.

ACCEPTABLE OFFSET: 1 mV after nulling output.

TEMPERATURE STABILITY: DC OUTPUT must not change more than 5mV when temperature is varied between 20 to 55°C, & frequency is held constant at 4800 HZ.

#### Output Noise

Inherent Low Frequency Noise generated by the F/V converter at rated input frequency and rated output load:

G1 = 50 to 200 uV p-p of flicker noise (1 to 10 HZ)  
G2 = less than 50 uV p-p of flicker noise (1 to 10 HZ)

REVISIONS

1976

APR 1

3 01/11

11-Add

4

Placer

2. 11/11

NO chg. this sh

4

Placer

2. 11/11

NO chg. this sh

4

Placer

2. 11/11

NO chg. this sh

4

Placer

2. 11/11

NO chg. this sh

4

Placer

2. 11/11

NO chg. this sh

4

Placer

2. 11/11

NO chg. this sh

4

Placer

2. 11/11

NO chg. this sh

MADE BY  
APR 2 1976  
ISSUED

APPROVALS

Steam Turbine

DIV OR DEPT.

P3K-AL-0305-A01

Schenectady, N.Y.

8

SH NO. 7A

PRINTS TO



REV. 1234  
P3K-AL-0305-A01  
CONT ON SHEET 9 SH NO. 8

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

FIRST MADE FOR

EHK MARK II

REVISIONS

**III. CIRCUIT SPECIFICATIONS (continued)**

**E. OUTPUT CHARACTERISTICS (TP6) (continued)**

DC OUTPUT VOLTAGE TRANSFER FUNCTION ( WHEN 9V APPLIED TO INPUT OF ACTIVE FILTER)

$$\begin{aligned} \frac{E_o}{E_i} &= \frac{-k}{s^2 + 2\zeta \omega_o s + \omega_o^2} \\ &= \frac{-k \omega_o^2}{s^2 + 2\zeta \omega_o s + \omega_o^2} \\ &= \frac{(-1.475)(76.7)^2}{s^2 + 2(.507)(76.7)s + (76.7)^2} \\ &= \frac{-8677}{s^2 + 77.77s + 5883} \end{aligned}$$

{ NOMINAL VALUES

WHERE:

k = GAIN = 1.475 ± .030 V/V

ζ = DAMPING RATIO = .507 ± .028

ω<sub>o</sub> = UNDAMPED NATURAL FREQUENCY = 76.7 ± 5.0 RAD/SEC.

f<sub>o</sub> = UNDAMPED NATURAL FREQUENCY = 12.2 ± 0.8 HZ

**NOTE:**

The transfer function for the F/V converter results from the multiple feedback active filter, amplifier IC7. This low pass quadratic filter is underdamped, and the characteristics k & ζ change when Q2 switches R17 in and out of the active filter network. As a result, the output voltage transfer function changes as follows:

OUTPUT VOLTAGE TRANSFER FUNCTION  
(WHEN ZERO VOLTS APPLIED TO INPUT OF ACTIVE FILTER)

$$\begin{aligned} \frac{E_o}{E_i} &= \frac{-k \omega_o^2}{s^2 + 2\zeta \omega_o s + \omega_o^2} \\ &= \frac{(-2.95)(76.7)^2}{s^2 + 2(.689)(76.7)s + (76.7)^2} \end{aligned}$$

REV. 1234	DEC 27 1976	4	Placed	NO chg. this int
REV. 1234	DEC 4 1974	2	0.144	12.1 to 12.2 V/V
REV. 1234	APR 1 1976	3	0.144	12.1 to 12.2 V/V
PRINTS				

MADE BY 1976 12/4/1976

APPROVALS

Steam Turbine

DIV OR DEPT.

P3K-AL-0305-A01

9

SH NO.

8



REV NO.

01/1/74

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

P3K-AL-0305-A01

CONT ON SHEET

11

SH NO

10

FIRST MADE FOR

EHK MARK II

REVISIONS

TEST SETUP

EQUIPMENT REQUIRED (or Equivalent)

1. Frequency Source
2. Frequency Counter
3. Digital Voltmeter
4. Oscilloscope

HP Model 200 AB

HP Model 5223L

Fluke Model 8120A

Tektronix Model 565 Equipped with Two Dual Trace Amplifiers Type 3A72

OR

Tektronix model 7514 storage scope with two dual trace amplifiers type 7A18




FIGURE 4

MADE BY  
D.Mone Oct. 4, 1972

APPROVALS

Steam Turbine

DIV OR  
DEPT.

P3K-AL-0305-A01

ISSUED

OCT 4 1972

Subcontractor: M.V.

11

SH NO 10

1944 10/24/44  
DEC 4 1976  
APR 1 1976  
NO chg. this set

PRINTS 1

# STARK HERE

GENERAL ELECTRIC

P3K-AL-0305-A01

REV NO. 34  
P3K-AL-0305-A01  
CONT ON SHEET 12 SM NO. 11

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

REVISIONS

## IV. TEST INSTRUCTIONS

\*All notes are intended for information purposes and for trouble shooting aids\*\*

\*NOTE: Positive logic is used thru out entire F/V digital design.

1. CONNECT F/V circuit board per test set-up shown in Figure 4.
2. CHECK ZENER VOLTAGES on the card per circuit specifications sheets. *sh. 7*
3. ADJUST LOCKUP CIRCUIT OUT OF LINEAR REGION:

\* Adjust trimpot VR52 full CCW.

\*NOTE: Adjusting VR52 full CCW sets the reset time of the Binary Counter to approx. 140 usec. (measured on scope at IC6 pin 2). As a result, the lock up circuit will not function until the input frequency is approx. 7000 HZ, which is well above the normal linear working region of 0 to 6000 HZ.


### 4. NULLING OUTPUT AMPLIFIER:

\* Apply dc power to the F/V card but keep the input signal from the sine wave oscillator turned off.

\* Adjust trimpot VR51 for zero volts output (+ .001V) at TP6.

### 5. SETTING INPUT LEVEL TO BE DETECTED

- \* Set oscillator frequency at 480 HZ and sine wave amplitude to 1V p-p.
- \* Reduce 1V p-p signal down to approx. 10 to 20 mV p-p with a 10 turn pot as shown below:



- \* Adjust INPUT LEVEL ADJUST pot VR50 full CCW.
- \* Slowly increase amplitude and determine that magnitude required to just turn on converter (F/V output = -1.0V) meets following criteria:
  - G1 Input amplitude required to turn on F/V with VR50 full CCW shall be  $100 \pm 25$  mV p-p.
  - G2 Input amplitude required to turn on F/V with VR50 full CCW shall be  $200 \pm 100$  mV p-p.
- \* Reduce 1V p-p signal down to 50 mV p-p.
- \* Observe output of IC1 on scope and slowly adjust INPUT LEVEL ADJUST trimpot VR50 CW until a stable square wave can be obtained as shown below:

MADE BY  
D.P.W. C-4, 1972  
ISSUED

APPROVALS

Steam Turbine

DIV OR DEPT.

P3K-AL-0305-A01

PRINTS TO

APR 1 1974  
D.P.W. - APR 1 1974  
no chg. this sh. - P. H. -

CONT ON SHEET 12 SM NO. 11

REV. NO. 1/234  
P3K-AL-0305-A01  
CONT ON SHEET 13 SH NO. 12

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II 115D2220

REVISIONS

5. SETTING INPUT LEVEL TO BE DETECTED (continued):

\* NOTE: A stable dc output voltage from the F/V card will result when the pot is properly adjusted.




FIG. 5 ADJUSTING TRIMPOT VR50 TO OBTAIN SQUARE WAVE OUTPUT FROM IC1 AT TP2

\* NOTE: The primary purpose of trimpot VR50 is to adjust the detection level of comparator IC1 so that low amplitude input signal (approx. 50mV) can produce a stable square wave output. As soon as the input level is much  $> 50\text{mV}$ , this adjustment is insignificant. After VR50 is adjusted, note that signals  $< 50\text{mV}$  p to p will go undetected and the F/V converter will not produce any dc output.

6. CHECKING & RECORDING CRITICAL VALUES:

\* Remove the 5K alternating pot from the oscillator input.

\* NOTE: This pot should be removed because it may produce noise problems in the test setup when the lock up circuit is checked out.

\* Measure and record the voltage at CR4 (zener voltage must be  $+9.0\text{V} \pm 1\%$ ).

\* Set the oscillator amplitude at approx. 2V p to p and the frequency at exactly  $4800 \pm 1$  Hz.

\* Adjust VR1 full CW and record the dc output voltage at TP6 (voltage must be  $\geq -10.200$  volts). For example, an output voltage of  $-10.400\text{V}$  is acceptable but an output of  $-10.100\text{V}$  is unacceptable.

PRINTS

0. None Oct. 4, 1972

APPROVALS

Steam Turbine

DIV OR DEPT.

P3K-AL-0305-A01

4 Polacer OCT 27 1974  
no chg. this ant  
3 04/20/74 DEC 4 1974  
17 11/11/74

1687  
10.225



REV. NO. 01/2/34  
P3K-AL-0305-A01  
CONT ON SHEET 14 SM NO. 13

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

CONT ON SHEET 14 SM NO. 13

6. CHECKING & RECORDING CRITICAL VALUES (continued):

Adjust VR1 full CCW and record the dc output voltage at TP6 (voltage must be  $\leq -9.800$  volts). For example, an output voltage of  $-9.600$  V is acceptable but an output of  $-9.900$  is unacceptable.  $-9.37 -9.61$

\*NOTE: The output voltage will vary approx.  $0.8V$  when VR1 is adjusted from end to end. Trimpot VR1 adjusts the unijunction time from approx.  $150$  to  $162$  usec.

The unijunction time controls the width of the pulses to IC7. This time can be measured on the scope at TP3 as shown below:




FIG. 6 WAVEFORM AT TP3  
(INPUT FREQ. =  $4800$  HZ)

NOTE: DUTY FACTOR =  $75\%$ .

\*NOTE: The same pulse shape as shown above can also be observed at the input to the output amplifier IC7 except that the amplitude will be approx.  $4 \frac{1}{2}$  volts (measured at collector of Q2).

VR1	OUTPUT VOLTAGE dc	UNIJUNCTION TIME
Full CCW	$-9.600$	$150$ usec
Center of Pot	$-10.000$	$156$ usec
Full CW	$-10.400$	$162$ usec.

TYPICAL VALUES ASSOCIATED WITH ADJUSTING VR1

DATE BY D. Mone Oct. 4, 1972  
ISSUED OCT 4 1972

APPROVALS

Stream Turbine

DIV OR DEPT.

P3K-AL-0305-A01

CONT ON SHEET 14 SM NO. 13

REVISIONS

4 4/26/76 OCT 27 1976  
NO chg. this ant

2 10/1/76 DEC 4, 1976  
4/1/76

3 0. 11/11/76

PRINTS

REV NO. 01/12/74  
P3K-AL-0305-A01  
CONT ON SHEET 14A SH NO. 14

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

7. CALIBRATING F/V OUTPUT VOLTAGE

- Set the oscillator frequency at exactly  $4800 \pm 1$  Hz and amplitude at approx. 2V p to p.
- Adjust trimpot VR1 until output at TP6 equals  $-10.000 \pm .001$  volts.
- Increase and decrease the oscillator amplitude from 2V p to p to 20 V p to p. Note that the dc output should not be sensitive to changes in input amplitude, but only to changes in frequency.
- Check the output voltage at several additional frequency points shown below:

INPUT FREQUENCY (Hz)	DC OUTPUT VOLTAGE
6000	$-12.500 \pm .002$ V
4800	$-10.000 \pm .001$ V
2400	$-5.000 \pm .002$ V
480	$-1.000 \pm .002$ V
48	Approx. $-0.10$ V
4.8	Approx. $-0.01$ V

\*NOTE: When the input frequency = 4800 Hz, the output voltage will be  $-10.000$  V, and the duty factor will be 75% as shown in Fig. 6.

Return the oscillator frequency to exactly 4800 Hz, and observe that output at TP6 equals  $-10.000$  volts.

Set the heat probe at  $55^{\circ}\text{C}$  and apply the probe to the unijunction for 30 sec. Remove the probe and observe that the output voltage must return to within  $\pm 3$  mV of the original  $-10.000$  V setting. (The unijunction heat test is repeated in order to insure that the correct temperature compensation resistor has been previously selected). Use Timer (designed for temp. compensating test) to measure 30 sec. interval that heat probe is applied.

\* CRITERIA F/V output must return to within  $\pm 3$  mV of the original  $-10.000$  V setting when heat probe test is repeated.

\* If production F/V fails to meet above criteria, refer to next page for corrective action.

REVISIONS

1. \* Crgs made  
2. 0.411111  
3. 0.411111  
4. 0.411111  
5. 0.411111  
6. 0.411111  
7. 0.411111  
8. 0.411111  
9. 0.411111  
10. 0.411111  
11. 0.411111  
12. 0.411111  
13. 0.411111  
14. 0.411111  
15. 0.411111  
16. 0.411111  
17. 0.411111  
18. 0.411111  
19. 0.411111  
20. 0.411111  
21. 0.411111  
22. 0.411111  
23. 0.411111  
24. 0.411111  
25. 0.411111  
26. 0.411111  
27. 0.411111  
28. 0.411111  
29. 0.411111  
30. 0.411111  
31. 0.411111  
32. 0.411111  
33. 0.411111  
34. 0.411111  
35. 0.411111  
36. 0.411111  
37. 0.411111  
38. 0.411111  
39. 0.411111  
40. 0.411111  
41. 0.411111  
42. 0.411111  
43. 0.411111  
44. 0.411111  
45. 0.411111  
46. 0.411111  
47. 0.411111  
48. 0.411111  
49. 0.411111  
50. 0.411111  
51. 0.411111  
52. 0.411111  
53. 0.411111  
54. 0.411111  
55. 0.411111  
56. 0.411111  
57. 0.411111  
58. 0.411111  
59. 0.411111  
60. 0.411111  
61. 0.411111  
62. 0.411111  
63. 0.411111  
64. 0.411111  
65. 0.411111  
66. 0.411111  
67. 0.411111  
68. 0.411111  
69. 0.411111  
70. 0.411111  
71. 0.411111  
72. 0.411111  
73. 0.411111  
74. 0.411111  
75. 0.411111  
76. 0.411111  
77. 0.411111  
78. 0.411111  
79. 0.411111  
80. 0.411111  
81. 0.411111  
82. 0.411111  
83. 0.411111  
84. 0.411111  
85. 0.411111  
86. 0.411111  
87. 0.411111  
88. 0.411111  
89. 0.411111  
90. 0.411111  
91. 0.411111  
92. 0.411111  
93. 0.411111  
94. 0.411111  
95. 0.411111  
96. 0.411111  
97. 0.411111  
98. 0.411111  
99. 0.411111  
100. 0.411111

MADE BY  
D. None Oct. 4, 1972  
ISSUED OCT 4 1972

APPROVALS

Steam Turbine  
Schenectady, N.Y.

DIV OR  
DEPT.

LOCATION

P3K-AL-0305-A01

CONT ON SHEET 14A

SH NO.

1

PRINTS

REV. NO. 4  
P3K-AL-0305-A01  
CONT ON SHEET 15 SH NO. 14A

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY  
TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

7. CALIBRATING F/V OUTPUT VOLTAGE

Procedure to Correct Temperature Compensation to be within  $\pm 3$  mv Criteria

If Production F/V output (matched parts installed) fails to meet  $\pm 3$  mv change in output when unijunction is retested with heat probe, use the following procedure to reduce the change to be within the  $\pm 3$  mv criteria:

1. Replace R11 (temp. compensation resistor)

If F/V output increases more than 3 mV (-10.000V increases to more than -10.003V) when heat probe test is performed, reduce R11.

If F/V output decreases more than 3 mV (-10.000V decreases to less than -9.997V) when heat probe test is performed, increase R11.

Note that F/V output changes 3mV for every change in resistor step (1%).

2. If value of resistor R11 cannot be increased because it's already at a maximum, replace +11.7V zener CR5. Note that 1% change in zener voltage CR5 will cause approximately 1 mV change in F/V output.

If F/V output increases more than 3 mV (-10.000V increases to more than -10.003V) when heat probe test is performed, select a new CR5 which has lower zener voltage than original value.

If F/V output decreases more than 3 mV (-10.000V decreases to less than -9.997V) when heat probe test is performed, select a new CR5 which has a higher zener voltage than original value.

3. If value of zener CR5 cannot be increased or decreased to temperature compensate the Unijunction transistor to within 3 mV, replace all matched components and start over.

*IF LAST TEST STOP OK BYPASS THIS PAGE*

*matched set # 244A5240G0001 R11 + P3*

REVISIONS

4 4/26/68 OCT 27 1978  
new sht added

PRINTS TO

16 placek Oct. 26, 1978

APPROVALS

Steam Turbine

DIV OR  
DEPT.

P3K-AL-0305-A01

REV NO. 1.2.34

TITLE

CONT ON SHEET

16

SH NO.

15

P3K-AL-0305-A01

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET

16

SH NO.

15

FIRST MADE FOR

EHK MARK II

# 7. CALIBRATING F/V OUTPUT VOLTAGE (continued)

## \*NOTE:

When the F/V is operating in the linear region, the output voltage can be calculated as follows:

$$V_o = (V_{in}) (-GAIN IC7)$$

$$V_o = (V_{CR4}) \left( \frac{\text{Period of unijunction}}{\text{Period of input frequency}} \right) (-GAIN IC7)$$

## WHERE:

$V_{CR4}$  = Input zener voltage to output amplifier IC7.

$$\left( \frac{\text{Period of unijunction}}{\text{Period of input frequency}} \right) = \text{Ratio of the zener voltage-} CR4 \text{ ON time to the total time.}$$

GAIN IC7 = GAIN of output amplifier IC7.

$$= -R20/(R17 + R18)$$

$$V_o @ 4800 \text{ HZ} = (9V) \left( \frac{156 \text{ usec}}{208 \text{ usec}} \right) \left( -\frac{113K}{38.3K + 38.3K} \right)$$

$$V_o @ \text{Rated Frequency} = -10.00 \text{ volts.}$$

As the period of the input frequency approaches the period of the unijunction, (100% duty factor), the maximum output voltage which can be obtained from the circuit is as follows:

$$V_o \text{ max} = (9V) \left( \frac{156 \text{ usec}}{156 \text{ usec}} \right) \left( -\frac{113K}{38.3K + 38.3K} \right) = -13.3 \text{ volts}$$

Therefore, the upper frequency limit is also a function of the unijunction time. Note that when the period of the input frequency becomes less than or equal to the period of the unijunction time, the flip flop will start missing input pulses.

## REVISIONS

4 Polacer OCT 27 1976  
no chg. this sh

3 10/1/77 DEC 4 1974

3 04/11/77 1976

PRINTS

## APPROVALS

Steam Turbine

DIV OR DEPT.

P3K-AL-0305-A01

Schenectady, N.Y.

CONT ON SHEET

16

SH NO.

15

REV  
NO.

REV. NO. 0134

**TITLE**

## TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

P3K-AL-0305-A01

CONT ON SHEET 17 SN NO. 16

FIRST MADE FOR

## EHC MARK II

⑧ SETTING LOCK UP LEVEL:

- Increase the input frequency slowly from 4800 Hz to 6000 Hz (note that the output must increase linearly from -10.000 to -12.50 volts).
- Observe that the output voltage does not decrease or fall off before reaching 6000 Hz.
- Adjust VR52 CW until the output voltage jumps from -12.50 to  $-13.30 \pm .20$  volts.

\* NOTE: The result of adjusting VR52 is to set the reset time (which clears the binary counter) to approx. 165  $\mu$ sec. This reset time can be observed on the scope at IC6 pin 2 as shown below:




FIG.7 RESET WAVEFORM  
(FREQ. = 4800 HZ)

Adjusting VR52 full CCW sets the reset time to approx. 140  $\mu$ sec. while adjusting VR52 full CW should produce a reset time of approx. 200  $\mu$ sec. The reset time will normally be set at 165  $\mu$ sec (6000 Hz).

\* **NOTE:** The voltage level at TP4 will change from HI to LO, as soon as the frequency reaches 6000 Hz and the binary counter registers 13 pulses as shown below:




FIG.8 TP4 WAVEFORM AT LOCKUP

104-10361-10000  
D. Mone Oct. 4, 1972

## APPROVALS

## Steam Turbine

DIV OR  
DEPT.

P3K-AL-0305-A01

PRINTS



REV NO. 01/2.34  
P3K-AL-0305-A01  
CONT ON SHEET 18 SM NO. 17

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

REVISIONS

*here*  
8. SETTING LOCK UP LEVEL (continued):

NOTE:

When TP4 is switched from HI to LO, the output of flip-flop IC4 at TP5 is also hold LO (OFF). As a result, Q2 will be held off, CR4 will be held on, and the output jumps up to -13.3 volts. This output voltage measurement can be used to check the gain of the active filter amplifier (IC7) as follows:

$$(V_{in}) (-GAIN IC7) = V_o$$

$$(V_{CR4}) \left( -\frac{R20}{R17 + R18} \right) = V_o$$

$$(9V) \left( -\frac{113K}{38.3K + 38.3K} \right) = V_o$$

$$(9V) (-1.475) = -13.3V \quad \left\{ \begin{array}{l} \text{TYPICAL} \\ \text{VALUES} \end{array} \right.$$

Therefore, in order to obtain the gain of IC7, divide the measured output voltage (at Lock Up) by the measured zener voltage.

$$GAIN IC7 = \frac{V_{out}}{V_{CR4}} \leftarrow \text{at lockup}$$

Therefore, when TP4 switches from HI to LO, the output voltage will jump up to -13.3 V, which indicates that lock up has occurred.

This lock up condition results when the frequency pulses occur faster than IC3 can reset (clear) the binary counter. Since IC3 is reinitiated on each incoming pulse, it cannot time out and reset the counter. As a result, whenever the frequency period is shorter than the reset time (~165  $\mu$ sec) for at least 13 pulses, lock up occurs. The first pulse whose frequency is less than 6000 Hz (period 165  $\mu$ sec), allows IC3 to reset the counter; IC7 will immediately be able to respond to the incoming frequency pulses and produce a dc output which is proportional to frequency.

9. OBSERVING OUTPUT FOR OSCILLATIONS & CHECKING RIPPLE AT TP6

Vary oscillator frequency from 480 Hz to 10 K Hz and observe the output on the scope. The dc ripple or noise riding on the DC output should not exceed 10 MV p to p.

Vary frequency from 4.8 Hz up to 480 Hz and observe on the scope that the ac ripple does not exceed the values listed below.

4/10/72  
NO chg. this shd

DEC 4 1972

30/1/73

PRINTS

U-Mone Oct. 4, 1972  
OCT 4 1972

APPROVALS

Steam Turbine  
Schenectadv. N.Y.

DIV OR DEPT.

P3K-AL-0305-A01

REV. NO. 01/34  
 P3K-AL-0305-A01  
 CONT ON SHEET 19 SH NO. 18

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
 FIRST MADE FOR EHC MARK II

REVISIONS

9. OBSERVING OUTPUT FOR OSCILLATIONS (continued)

FREQUENCY (Hz)	DC OUTPUT VOLTAGE (volts)	AC OUTPUT VOLTAGE (V p to p)	WAVE SHAPE <i>single</i>
4.8	-.01	100 mV	
12	-.025	80 mV	
24	-.05	60 mV	
48	-.10	40 mV	
120	-.25	20 mV	
240	-.50	10 mV	
480	-1.0	10 mV	

10. CHECKING OPERATION OF FLIP FLOP IC4, UNIJUNCTION TIMING CIRCUIT, AND LOCK UP TIME SETTING:

- Return oscillator frequency to 4800 Hz.
- Connect TP3 to scope external trigger input.
- Connect TP3 & TP5 to scope inputs. (outputs of FLIP FLOP IC4)
- Increase oscillator frequency to 6000 Hz, and observe that waveform at TP5 will disappear before waveform at TP3 begins to skip (this condition occurs at the lock up frequency). At frequencies less than lock up, the waveform at TP3 will be the inverse of the waveform at TP5.
- \* NOTE: When lock up occurs at 6000 Hz, TP5 will be held LO (OFF), due to TP4 being held LO. However, FLIP FLOP IC4 (Pin 1) will continue to respond to incoming frequency pulses, and the unijunction will continue to time out and produce reset pulses back to IC4. As a result, pulses can be observed on the scope at TP3 and IC4 pin 5 even though TP5 is held off when LOCK UP occurs (Output voltage jumps to 13.3 volts). Also note that at LOCK UP, a duty factor of approx. 93.5% can be observed on the scope at TP3 as shown below:

MADE BY  
 D. Mone Oct. 4, 1972  
 OCT 4 1972

APPROVALS

Stream Turbine

DIV OR  
DEPT.

P3K-AL-0305-A01

LOCATION

CONT ON SHEET 19 SH NO. 18

REVISED OCT 27 1974  
 4 Polacek  
 No org. this int

DEC 4 1974  
 11

1976  
 30/24

PRINTS

**GENERAL  ELECTRIC**

P3K-AL-0305-A01

NEW

P3K-AL-0305-A01

TITLE
-------

## TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET

20

SH NO.

19

CONT ON SHEET

20

SH NO.

19

FIRST MADE FOR

## EHC MARK II

## REVISIONS

10. CHECKING OPERATION OF FLIP FLOP IC4, UNIJUNCTION TIMING CIRCUIT, AND LOCK UP TIME SETTING (continued):

NOTE: DUTY  
FACTOR = 93.5%  
AT LOCKUP  
FREQUENCY




FIG. 9 WAVEFORM AT TP3  
(FREQ. = 6000 Hz)

44	Placer	27 1978
----	--------	---------

no chg. this amt

DEC 4 1974

三

11

1


1. The first step is to identify the problem or question that needs to be answered. This involves understanding the context and the specific requirements of the task.

RE

## PRINTS

MADE BY

MADE BY  
D. Mone Oct. 4, 1972

## APPROVALS

## Steam Turbine

Schenectady, N.Y.

DIV OR

DEPT.

P3K-AL-0305-A01

19,511.50

OCT

CONF ON SUPPLY : -25

EX NO 19

REV NO. 234


P 3K-AL-0305-A01

CONT ON SHEET 21 SH NO. 20

TITLE  
TEST INSTRUCTION FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

## REVISIONS

FIG. 10 F/V LOGIC "TEST UNIT" WITH ADJUSTABLE GATE



1974

DEC

15

21

• 1  
• 2

1

3.	
----	--

• •

5

1

F

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----

PR

444

MADE BY *O.P. [illegible] Co 4, 1973*  
ISSUED *DEC 11 1974*

**APPROVALS**

Steam Turbine  
Schenectady, N.Y.

DIV OR

DEPT.

**LOCATION**

P3K-AL-0305-A01

CONT ON SHEET

21

2

REV NO. 1/2/74  
P3K-AL-0305-A01  
CONT ON SHEET 22 SH NO. 21

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

REVISIONS

11. CHECKING LOCK UP CIRCUIT

TEST DESCRIPTION


*Do not perform steps 11-14*  
The test which follows uses a separate digital TEST UNIT to inject additional pulses into the F/V converter and cause lock up to occur. The entire test which follows will be observed on the scope and is intended to functionally check out the lock up circuit for the following:

1. The ability of the One Shot (IC3) to detect input frequencies  $> 6000$  Hz.
2. The ability of the binary counter to count exactly 13 pulses (frequency = 6000 Hz) and cause the output of IC5 (TP4) to change state from HI to LO, thus inhibiting the unijunction flip-flop output at TP5.
3. The ability of IC5 to inhibit the counter once 13 pulses have been registered.
4. The ability of IC3 to reset (clear) the counter and unlock the F/V, as soon as the input frequency drops below 6000 Hz.


In order to achieve a lock up condition, a minimum of 13 consecutive input pulses whose time period is shorter than the One Shot time, are required. Therefore in order to test this portion of the F/V, exactly 13 pulses whose period is shorter than the One Shot reset time ( $\sim 165 \mu\text{sec}$ ) will be injected into the LOCK UP circuit. These pulses will be generated by summing 7 pulses from a separate TEST UNIT board along with 6 normal frequency pulses. The TEST UNIT pulses will be spaced midway between the frequency pulses ( $4800 \text{ Hz} = 208 \mu\text{sec}$ ) as shown below:

NOTE:


INPUT FREQ.  
= 4800 HZ



NORMAL  
FREQUENCY  
PULSES IC4 pin 1



TEST UNIT PULSES



SUM OF FREQ  
PULSES & TEST  
UNIT PULSES

FIG.11 PULSE TRAIN TO LOCKUP CIRCUIT

MADE BY D. Mone Oct. 4, 1972

APPROVALS

Steam Turbine

DIV OR  
DEPT.

P3K-AL-0305-A01

Schenectady, N. Y.

LOCATION

CONT ON SHEET 22

SH NO. 21

PRINTS

4/1/1974  
no chg. this pt

DEC 4 1974

DEC 1 1976



REV. NO. 2.74  
P3K-AL-0305-A01  
CONT ON SHEET 23 SH NO. 22

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

CONT ON SHEET 23 SH NO. 22

11. CHECKING LOCK UP CIRCUIT (continued)

TEST DESCRIPTION (continued)

The result of injecting 13 continuous pulses whose period is approx. 104 usec will prevent the One Shot from resetting the Binary Counter. Therefore the counter will count the 13 pulses and cause IC5 at TP4 to change state from HI to LO. This condition will cause the output at TP5 to also be held off. As a result, Q2 will be held off, CR4 will be held on (for a longer time than normal), and the F/V output voltage will jump up to a value greater than -10V (approx. -10.3V).

Since the next input frequency pulse (14th) will have a normal period of 208 usec, the One Shot will be able to reset (clear) the counter and unlock the F/V.

TEST UNIT

The digital TEST UNIT consists of 3 IC's. IC1 (946) is used to pass or inhibit noise pulses to the F/V. IC2 and IC3 (9601 ONE SHOTS) form an ADJUSTABLE GATE circuit which controls the number of pulses which are passed by IC1.

The adjustable gate circuit consists of a timing circuit (IC2) which controls the ON time ( $t_1$ ) and a second timing circuit (IC3) controls the PERIOD ( $t_2$ ) as shown below:




FIG. IIA  
ADJUSTABLE GATE  
USED TO INHIBIT  
NAND GATE

WHERE  $t_1$  is adjustable from .5ms to 2 ms  
 $t_2$  is adjustable from 1.5ms to 6ms but is set at approximately 3ms.

REVISIONS

1974

DEC 4

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

MADE BY DP/PC C.G. 4, 1973  
ISSUED

APPROVALS

Steam Turbine

DIV OR  
DEPT.

P3K-AL-0305-A01

Schenectady, N.Y.

CONT ON SHEET 23

SH NO. 22

PRINTS T

REV. NO. 1.34  
P3K-AL-0305-A01  
CONT ON SHEET 24 SH NO. 23

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

FIRST MADE FOR EHC MARK II

CONT ON SHEET 24 SH NO. 23

REVISIONS

1X. CHECKING LOCK UP CIRCUIT (continued)TEST UNIT (continued)

Both ONE SHOT timers are triggered simultaneously on the falling edge of the input pulse to IC2 & IC3 (which is the leading edge of the input pulse to the TEST UNIT) and both IC's start timing. The output of the GATE ON timer (IC2 pin 8) will remain HI until IC2 times out (t1 is reached) and then held ON until IC3 times out (t2 is reached). Note that the output of the GATE PERIOD timer (IC3 pin 6) will remain LO inhibiting both timers from retriggering until time t2 is reached.

While the GATE ON timer output is HI, the input pulses to the TEST UNIT are passed thru IC1 into the F/V at TP50. When the output of the GATE ON timer is LO, IC1 is inhibited from passing any pulses into the F/V.

By adjusting GATE ON timer, TEST UNIT can produce from 2 to 9 output pulses. When the GATE is set to produce exactly 7 pulses, LOCK UP of F/V results for 1 pulse period. If 8 pulses are injected, LOCK UP occurs for 2 consecutive pulses, etc. LOCK UP should not occur for less than 7 pulses from the TEST UNIT.

NOTE: It will be necessary to observe good grounding practices as well as minimum lead lengths in order to prevent noise from falsely triggering the LOCK UP circuit during testing. If false triggering does occur, this condition can be observed on the scope and the test set up should be corrected

TEST SET UP

- Connect TEST UNIT as shown in Fig. 10 (use separate 5 VDC supply to power TEST UNIT).
- Set oscillator frequency into F/V at 4800 HZ.
- Check TEST UNIT PERIOD TIMER & adjust VR2 if necessary to obtain a 3 ms period (t2 = 3ms, measure at IC2, pin 8).
- Display following signals on four channel scope with time base set at 200 us/DIV.
  1. TEST UNIT GATE PULSE (IC2 pin 8), 5V/DIV
  2. TEST UNIT OUTPUT PULSES (IC1 pin 8), 5V/DIV
  3. F/V lock up at TP4, 5V/DIV
  4. F/V pulse train at TP5, 5V/DIV

1974

DEC 4

APR 1

APR 1

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

OCT 27 1974

MADE BY DY/K/15 Dec 15, 1974  
ISSUED

APPROVALS

Steam Turbine

DIV OR  
DEPT.

Schenectady, N.Y.

P3K-AL-0305-A01

CONT ON SHEET 24

SH NO. 23

PRINTS T

REV NO. 1.74  
P3K-AL-0305-A01  
CONT ON SHEET 25 SH NO. 24

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

REVISIONS

11. CHECKING LOCK UP CIRCUIT (continued)

TEST SET UP (continued)

- Connect scope EXTERNAL TRIGGER TO TEST UNIT GATE PULSE (IC2 pin 8).
- Adjust VR1 TEST UNIT GATE ON TIME so that 6 complete output pulses occur at IC1 pin 8.




FIG. 11B  
"TEST UNIT"  
OUTPUT PULSES

NOTE: that 6 TEST UNIT output pulses will cause 12 differentiated pulses (whose frequency equals 9600 HZ) to occur at TP50 of F/V. Since LOCK UP requires 13 consecutive pulses whose frequency > 6000 HZ, LOCK UP SHOULD NOT occur and F/V output should remain at -10 VDC.

- See Fig. 12A for the four signal waveforms which will result when 6 TEST UNIT output pulses occur.
- Increase TEST UNIT GATE ON time (t1), by adjusting VR1 CW so that 7 output pulses occur at IC1 pin 8 as shown:




FIG. 11C  
"TEST UNIT"  
OUTPUT PULSES

NOTE that 7 TEST UNIT OUTPUT PULSES CAUSES exactly 13 differentiated pulses (frequency > 6000 HZ) to occur at the input to LOCK UP circuit (TP50 of F/V). As a result, LOCK UP occurs for only one cycle and one pulse disappears from TP5 of F/V. Also note that dc output from F/V increases from -10.0 volts to approximately -10.30 when LOCK UP occurs at TP4 and one pulse disappears from TP5.

- See Fig. 12B for the four signal waveforms which will result when 7 TEST UNIT output pulses cause LOCK UP to occur for 1 pulse.

1974

DEC 4

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

1974

DEC 1

MADE BY D. J. M. Dec. 15, 1972

APPROVALS

Steam Turbine

DIV OR DEPT.

Schenectady, N.Y.

LOCATION

P3K-AL-0305-A01

CONT ON SHEET

25

SH NO.

24

PRINTS

REV NO.

34

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

P3K-AL-0305-A01

FIRST MADE FOR

EHC MARK II

CONT ON SHEET

SH NO.


REVISIONS

# FIG.12A SCOPE TRACES , NO LOCKUP

"TEST UNIT"  
IC2 PIN 8

← ADJUSTABLE GATE →

"TEST UNIT"  
OUTPUT  
IC1 PIN 8



F/V @ TP4

F/V @ TP5


PULSE TRAIN  
TO LOCKUP  
CIRCUIT

# FIG.12B SCOPE TRACES , LOCKUP OCCURS

"TEST UNIT"  
IC2 PIN 8

← ADJUSTABLE GATE →

"TEST UNIT"  
OUTPUT  
IC1 PIN 8



F/V @ TP4

F/V @ TP5

PULSE TRAIN  
TO LOCKUP  
CIRCUIT

MISSING PULSE

MADE BY

Dec. 4, 1974

APPROVALS

Steam Turbine

Schenectady, N.Y.

DIV OR  
DEPT.

P3K-AL-0305-A01

LOCATION

CONT ON SHEET 25

SH NO. 24

CODE 10

1974

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

DEC 4

REV NO. 1734

P3K-AL-0305-A01

CONT ON SHEET 26

SH NO. 25

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

CHECK ACTIVE FILTER FREQUENCY COMPENSATION NETWORK BY OBSERVING THE TIME RESPONSE TO A STEP INPUT.

- Switch the Input Frequency at TP1 from 0 HZ to 4800 HZ, and observe the change, in output voltage @ TP6. (Use a storage scope to capture the transient time response on the screen).
- Fig. 13 shows the waveshape, % overshoot, time to peak, and tolerances which must be observed.

**\*NOTE:**

The above time response test is used to check the active filter characteristics (Damping Ratio = .507 & Undamped Natural Frequency = 76.7 RAD/SEC) when transistor Q2 is OFF and CR4 applies 9V to the input of the active filter amplifier IC7.

- Switch the input frequency at TP1 from 4800 HZ to 0 HZ, and observe the change in output voltage @ TP6 (Use a storage scope to capture the transient time response on the screen).

- Fig. 14 shows the waveshape, % Overshoot, Time to Peak, and Tolerances which must be observed.

**\*NOTE:**

The above time response test is used to check the active filter characteristics (Damping Ratio = .689 and Undamped Natural Frequency = 76.7 RAD/SEC) when zero volts is applied to the input of the active filter amplifier IC7.

REVISIONS

4 Polacer OCT 27 1974  
no chg. this AMT

DEC 4 1974

DEC 4

1976

3 0.44/1000

PRINTS

DATE BY D.Mone Dec. 15, 1972

ISSUED

APPROVALS

Steam Turbine

Schenectady, N.Y.

DIV OR DEPT.

LOCATION

P3K-AL-0305-A01

CONT ON SHEET 26

SH NO.

25

CODE IDENT




REV NO. 1/234  
P3K-AL-0305-A01  
CONT ON SHEET 27 SH NO. 26

TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

REVISIONS

FIG. 13 F/V CONVERTER OUTPUT VOLTAGE  
TRANSIENT RESPONSE  
FOR STEP CHANGE OF INPUT FREQUENCY  
FROM 0 HZ to 4800 HZ



NOTE:

UNDAMPED NATURAL FREQUENCY ( $\omega_0$ ) = 76.7 RAD/SEC.  
DAMPING RATIO ( $\zeta$ ) = .507  
MAX OVERSHOOT % =  $15.7 \pm 2.3$   
MAX OUTPUT VOLTAGE =  $-11.57 \pm 0.23$  VDC @  $47.5 \pm 1.5$  msec

178  
4  
1978  
170 cng. this sht

DEC 4 1978  
APR 1 1978  
3 07/10/11

PRINTS

MADE BY  
D.Mone Dec. 15, 1972

APPROVALS

Steam Turbine  
Schenectady, N.Y.

DIV OR  
DEPT.

P3K-AL-0305-A01

LOCATION CONT ON SHEET 27 SH NO. 26

REV NO. 1.7.34  
P3K-AL-0305-A01  
CONT ON SHEET 28' SH NO. 27


TITLE  
TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
FIRST MADE FOR EHC MARK II

REVISIONS

FIG. 14 F/V CONVERTER OUTPUT VOLTAGE  
TRANSIENT RESPONSE

FOR STEP CHANGE OF INPUT FREQUENCY  
FROM 4800 HZ to 0 HZ

*Trigger on AC coupling*



NOTE:

UNDAMPED NATURAL FREQUENCY ( $\omega_0$ ) = 76.7 RAD/SEC.  
DAMPING RATIO ( $\zeta$ ) = .689  
MAX OVERSHOOT % =  $5.1 \pm 1.8$   
MAX OUTPUT VOLTAGE =  $+0.51 \pm 0.18$  VDC @  $56.5 \pm 4.5$  msec

MADE BY  
D.Mone Dec. 15, 1972

APPROVALS

Steam Turbine  
Schenectady, N.Y.

DIV OR  
DEPT.

P3K-AL-0305-A01

LOCATION CONT ON SHEET 28 SH NO. 27

PRINTS

1978 4 Polacek 27 1978  
NO chg. this set  
1978 2 01/17/78 - DEC 1 1974 4  
2 01/17/78 4

P3K-AL-0305-A01  
CONT ON SHEET 29 SH NO. 28

REV NO. <u>1374</u>	TITLE	
P3K-AL-0305-A01	TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER	
CONT ON SHEET 29 SH NO. 28	FIRST MADE FOR EHC MARK II	REVISIONS

- Check IC1's input noise suppression lag filter specified in section III. A storage scope will be adequate for this check. Note that the output of the filter must be within 63% of the final value in one time constant (1.3 usec).

After all F/V board tests have been completed, apply Freon spray to the unijunction timing capacitor C6, and observe that the F/V output remains constant at -10.000 VDC (Input frequency = 4800 HZ). If the output goes to a new value, the capacitor must be replaced and the board rechecked and realigned.

END OF TEST

MADE BY D.Mone Dec. 15, 1972	APPROVALS	Steam Turbine ----- Schenectady, N.Y.	DIV OR DEPT.  LOCATION	P3K-AL-0305-A01  CONT ON SHEET 29	SH NO. 28	CODE 101
---------------------------------	-----------	---	---------------------------------	---	-----------	----------

GENERAL  ELECTRIC

P3K-AL-0305-A01

CONT ON SHEET

SH NO. 29

REV. NO.

P3K-AL-0305-A01

CONT ON SHEET

SH NO. 29

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER  
EHC MARK II

FIRST MADE FOR

REVISIONS

IV. TEST INSTRUCTIONS

Test Instructions prepared by the EHC Test Engineer and approved by  
EHC Control Engineering.

APPROVED BY

EHC TEST ENGINEER

DATE

PREPARED BY

EHC CONTROL ENGINEER

DATE

APPROVED BY

EHC CONTROL ENGINEERING - MANAGER

DATE

10-2-72

4 11/16/74 DEC 4 1974  
no chg. this sht.

DEC 4 1974

3 0. 11/16/74 1976

MADE BY D. Mone Dec. 15, 1972

APPROVALS

Steam Turbine

DIV OR DEPT.

P3K-AL-0305-A01

LOCATION

CONT ON SHEET

SH NO.

PRINT