GENERAL (%) ELECTRIC

P3K-AL-0305-A01

REVISION

1974

07.77

115

22

2415

<u>ج</u>

273-22 273-2

273-27

273-l PRINTS

TITLE

CONT ON SHEET

P3K-AL-0305-A01

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

вн но. 1 CONT ON SHEET

FIRST MADE FOR

EHC MARK II

SCOPE I.

115.D2220 GZ

This test instruction outlines the specifications for the FREQUENCY TO VOLTAGE (F/V) converter circuit board 115D2220 G1, G2

CIRCUIT DESCRIPTION II.

The F/V converter circuit consists of a voltage comparator (IC1), 2 flipflops (IC2 & IC4), 2 switching transistors (Q1 & Q2), a unijunction (Q3) and an output amplifier (IC7). The circuit also contains 3 additional IC's (IC3, IC5 & IC6) which are used to LOCK UP the output (hold output voltage constant) when the input frequency exceeds 6000 Hz.

The comparator (IC1) converts the input sine waves from the speed pickup on the turbine to square waves of equal frequency. IC2 is used for wave shaping and its output is differentiated to produce a spike waveform which triggers flip flop IC4 and turns Q1 on and Q2 off. When Q1 is switched on, the unijunction timer circuit is initiated, and when Q2 is switched off, a fixed voltage is applied to amplifier IC7.

When the unijunction times out and fires, it produces a reset pulse back to flip-flop IC4 which switches Ql off and Q2 on; thus removing the fixed voltage from amplifier IC7. Note that Q1 initiates the unijunction timer and Q2 applies a fixed voltage to the output at the start of each incoming positive going pulse and that the fixed voltage is turned off when the unijunction circuit times out causing the flip flop to change state. Since this constant voltage is switched on for a precise time, a constant amplitude, fixed pulse width results (note that the amplitude is fixed by the zener voltage (+9 V), width is held constant by the unijunction circuit (~156 usec) and the pulse occurance corresponds to the input frequency).

Power Supply Requirements on page 7

DO NOT USA MET UNIV FIXTUR-

USE Just Plain UNIV FIXTURE

Steam Turbine

DIV OR

GENERAL & ELECTRIC

P3K-AL-0305-A01

Ant

1974

DEC

1970

ET-2

<u>273-</u> 273-

273-273-

P3K-AL-0305-A01

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 3 SH NO. 2

FIRST MADE FOR EHC MARK II

REVISIONS

GENERAL DESCRIPTION (continued)

+

The output amplifier (IC7) along with a 2nd order, multiple feedback, low pass active filter, converts the input pulses to a dc output which is proportional to frequency.

The characteristic frequency to voltage curve which the F/V converter circuit produces is shown below. As the input frequency increases from 0 to 6000 Hz, the output voltage increases linearly from 0 to -12.50 volts. At rated speed (4800 Hz), the output voltage = -10.000 volts.

For all frequencies greater than 6000 Hz, the LOCK UP circuit will hold the output constant at approximately -13.3 volts.




FIG. 1 FREQUENCY/VOLTAGE CHARACTERISTIC CURVE

MADE BY
D. Mone Oct. 4, 1972

APPROVALS

Steam Turbine

OIV OR
P3K-AL-0305-A01
SH NO.

GENERAL (%) ELECTRIC

P3K-AL-0305-A01

36	CONT ON SHEET & SH NO	3
№ Ф / Д 3 4 P3K-AL-0305-A01	TITLE TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER FIRST MADE FOR EHC MARK II	
CONT ON SHEET 4 SH NO. 3	FIRST MADE TO	REVISIONS
The lockup detector is when inputs occur at a occur while the one-sh	F/V circuit is 75% at rated speed (4800 Hz), placing 6400 Hz. The duty factor is 93.5% at LOCK UP (6000 Hz). a 9601 one-shot, which is retriggerable and remains set period shorter than its operating time. Inputs that not is set are counted by a binary counter, so that one not actuate a lockup. When the counter is full, IC5 causes occurrence, the counter is reset when the one-shot times out, arence, the counter is reset when the one-shot times out,	974

DUTY FACTOR

+

LOCKUP DETECTOR

The circuit requires a minimum of 13 inputs shorter than the timing of the 9601 one shot to achieve lockup. Since lock up occurs at a frequency below that at which the unijunction begins to skip, the unijunction timer flip-flop is still running properly. The output jumps up to the locked-up level. when the time period of the input frequency is equal to the one shot time. At lockup (6000 Hz) the output jumps from -12.5 V up to -13.3 V.

BINARY COUNTER

A 4-stage binary counter as shown in Figure 2 counts input triggers that occur while the one shot is on. The counter is reset to zero whenever the one shot is off, so that inputs (combination of interference and normal) must occur closer together than the one shot time in order for the count to accumulate. The counter can accomodate up to 15 inputs, although only 13 are actually used in the final system, in order to optimize the gate circuits. When the count reaches 13, NAND gate G2 enables, and its output turns off the input to the counter via NAND gate G1, thereby sustaining the counter in state 13. It also goes to AND, gate G3, which locks up the output from the main flip-flop.

The 13 count delay in applying lock-up to the output can be tolerated because it will occur in 13 cycles of the input frequency while it is between the 95% and 100% duty factor points. In this region, flip-flop 1 is still running normally. With 100% speed in the kilocycle region, only about 10 milliseconds is required to actuate the lock-up, and even manual ramping of an oscillator frequency source is not fast enough to produce any observable down-scale transient when raising the frequency past 100%.

> 273-273-273 PRINTS

ζc.

ET-27 273-2

~

3

13/5

1972 one Oct. 4,

APPROVALS Steam_Turbine_

P3K-AL-0305-A01

GENERAL 🛞 ELECTRIC

P3K-AL-	305-	A01
CONT ON SHEET	5	51-

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

FIRST MADE FOR EHC MARK II SH NO. CONT ON SHEET

REVISIONS

NOISE IMMUNITY

P3K-AL-0305-A01

For interference occurring near the operating frequency, seven spurious inputs are required to actuate the lock-up circuit. Together with the 6 adjacent normal inputs, the count of 13 is achieved as shown in Figure 3. However, the frequency of the interference needs to be only slightly lower in order to cease having any effect at all on the d-c output. This is the frequency which will allow the one-shot to time out just before the lock-up count gets to 13. The limit involves the duty factor of the one shot at the frequency of the normal input. For our application where the duty factor is 75%, the result is immunity to any interfering frequency below 91.2% of the normal input. This result is not strongly dependent on the counter capacity. A count 15 would only raise it to 92.4%. A three stage counter with a capacity of 7 is still immune to interference up to 84% of the normal frequency.

The basic noise immunity of the unijunction timer also depends on its action when noise occurs in the time that its flip-flop is off. This condition will start a premature timing cycle, but will not effect the output through the filter since the result is to move the position of that cycle without affecting its duration. This is true as long as the next normal input occurs while the unijunction is still timing, which will be the case for any location of the interference as long as the duty factor of the unijunction flip-flop is 50% or greater. At lower input frequencies, interference can inject a complete extra unijunction time cycle between its normal ones, thereby raising the output. Therefore, the system design uses a normal duty factor of 75%. As typically used for speed feedback, the increase in output that interference can cause at low speeds is in the safe direction.

Chy. mis shit

1974

0.4.0.DEC

ET-27 273-7

273-

273-273-

PRINTS

4, 1972 Oct. óne. Δ

Steam Turbine.


Schenectady, N.Y.

APPROVALS

DIV OR

P3K-AL-0305-A01

LOCATION CONT ON SHEET



GENERAL & ELECTRIC P3K-AL-0305-A01
TITLE TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER FIRST MADE FOR EHC MARK II REVISIONS
CONTY ON SHEET
TNPUT TRIGGERS 1 2 3 4 5 6 7 8 9 10 11 12 13
INTERFERENCE 1 2 3 4 5 6
OUTPUT TO MISSING PULSES PULSES
SHOULD NOT AFFECT
EIG 3 a EFFECT OF INTERFERENCE (ONE PULSE PER INPUT CYCLE)
INPUT TRIGGERS: 12 3 45 6 78 9 10 11 12 13 - COUNTER
INTERFERENCE III LOCK UP
+ OUTPUT J J J J J J J J J J J J J J J J J J J
PAIRS SHOULD NOT AFFECT THE OUTPUT
FIG 36 EFFECT OF INTERFERENCE AT ONE PULSE PAIR PER INPUT CYCLE
+ Schenectady, N.Y. LOCATION CONT ON SHEET 7 SH NO CORE.

P3K-AL-0305-A01

7A SH NO. CONT ON SHEET

REVISIONS

976

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

P3K-AL-0305-A01 7A SH NO. CONT ON SHEET

EHC MARK II FIRST MADE FOR

CIRCUIT SPECIFICATIONS III.

A. Power Supply Requirements

+Power Supply: +22.000 + .002 VDC

(Pin 37)

(plus supply draws approx. 200ma)

-Power Supply: -22.000 + .002 VDC

(minus supply draws approx. 50ma)

Operating Signal Levels & com 39 (Pins 28 & 24)

Input Frequency: 4.8 HZ to 10,000 HZ.

Input Amplitude: 50mV to 80V p-p sinewave Input Amplitude Required to Turn on F/V (Input Level Adjust at 480 HZ sinewave)

Range: G1 max. = $100 \pm 25 \text{ mV p-p}$

VR50 full CCW

min. = 40mV p-p (approx.)

VR50 full CW or less

G2 max. = 200 + 100 mV p-p

VR50 full CCW

min. = 40 mV p-p (approx.)

VR50 full CW or less

Set Point: 50 mV p-p

Input Noise Suppression lag

G1 = 122.5 + 7.5 KHzBreakpoint:

5.6 + 0.4 KHz

C. Output Load

(Pin 6)

Refer to test setup - Figure 4.

D. Zener Regulated Voltages

CR3 = +5.1 + 5% 1.25 V TP 52 & ED CR4 = +9.0 + 1% 1.09 V - TASS GASEN

CR5 = +11.7 + 5% ±.59V TP53 BLACK CR6 = +16.0 + 5% £, 90V ACROS CR6

CR7 = +12.0 + 5% + 60V + PSY BROWN CR8 = -16.0 + 5% 1. gov TP56 08 N

E. Output Characteristics (TP6)

Saturation Level of IC7: -14.0 ± .8V & +11.25 ± .6V

DC OUTPUT = -10.000 \pm .001V at 4800 \pm 1 HZ

DC OUTPUT: Must increase linearly with input frequency (0 to -12.5 VDC for 0 to 6000 HZ).

APPROVALS Steam Turbine DEPT.

P3K-AL-0305-A0

GENERAL (%) ELECTRIC

P3K-AL-0305-A01

CONT ON SHEET

NO. 7A

REVISIONS

976

שנישכה שנו ביי זיין

NO. 34

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

P3K-AL-0305-A01

FIRST MADE FOR

EHC MARK II

III. CIRCUIT SPECIFICATIONS

E. Output Characteristics (TP6) (continued)

DC OUTPUT: Must remain constant at $-13.30 \pm .20$ VDC for input

frequencies > 6000 HZ.

DC OUTPUT: Must be adjustable above and below -10.000V when input

frequency is held constant at 4800 + 1 HZ.

VR1 full CW DC OUTPUT VOLTAGE ≥ -10.200 VDC VR1 full CCW DC OUTPUT VOLTAGE ≤ - 9.800 VDC

DC OUTPUT: Must be sensitive to changes of input frequency and

insensitive to changes of input amplitude.

ACCEPTABLE OFFSET: 1 mV after nulling output.

TEMPERATURE STABILITY: DC OUTPUT must not change more than 5mV when

temperature is varied between 20 to 55°C, & frequency is held constant at 4800 HZ.

Output Noise

Inherent Low Frequency Noise generated by the F/V converter at rated input frequency and rated output load:

G1 = 50 to 200 uV p-p of flicker noise (1 to 10 HZ)

G2 = less than 50 uV p-p of flicker noise (1 to 10 HZ)

Steam Turbine piv or P3V_AI_0305_A01

17/1/ Apr. 2,1916

APPROVALS

APPROVALS

_ OEPT. P3K-AL

7 A

GENERAL & ELECTRIC

P3K-AL-0305-A01

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

PSK-AL-0305-A01 COME ON SHEET

FIRST MADE FOR

EHC MARK II

REVISIONS

CIRCUIT SPECIFICATIONS (continued)

OUTPUT CHARACTERISTICS (TP6) (continued)

DC OUTPUT VOLTAGE TRANSFER FUNCTION (WHEN 9V APPLIED TO INPUT OF ACTIVE FILTER)

$$\frac{E_0}{E_1} = \frac{-k}{\frac{s^2 + 2\$}{\omega_0^2}} \frac{-k}{s+1}$$

$$= \frac{-k \omega_0^2}{s^2 + 2\$ \omega_0 s + \omega_0^2}$$

$$= \frac{(-1.475)(76.7)^2}{s^2 + 2(.507)(76.7) s + (76.7)^2}$$

$$= \frac{-8677}{s^2 + 77.77s + 5883}$$
NOMINAL VALUE

NOMINAL VALUES

WHERE:

$$k = GAIN = 1.475 + .030 V/V$$

$$S = DAMPING RATIO = .507 + .028$$

 ω_0 = UNDAMPED NATURAL FREQUENCY = 76.7 \pm 5.0 RAD/SEC.

fo = UNDAMPED NATURAL FREQUENCY = 12.2 + 0.8 HZ

The transfer function for the F/V converter results from the multiple feedback active filter, amplifier IC7. This low pass quadratic filter is underdamped, and the characteristics k & 5 change when Q2 switches R17 in and out of the active filter network. As a result, the output voltage transfer function changes as follows:

OUTPUT VOLTAGE TRANSFER FUNCTION (WHEN ZERO VOLTS APPLIED TO INPUT OF ACTIVE FILTER)

$$\frac{E_0}{E_1} = \frac{-k \omega_0^2}{s^2 + 2 \int \omega_0 s + \omega_0^2}$$

$$= \frac{(-2.95) (76.7)^2}{s^2 + 2 (.689) (76.7) s + (76.7)^2}$$

PRINTS T

Steam Turbine

DIV OR

P3K-AL-0305-A01

GENERAL & ELECTRIC

P3K-AL-0305-A01

TITLE

BL-0305-A01

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

FIRST MADE FOR EHC MARK II

GIRCUIT SPECIFICATIONS (continued)

OUTPUT CHARACTERISTICS (TP6) (continued)

$$\frac{E_0}{E_1} = \frac{-17354}{s^2 + 105.7s + 5883}$$
 NOMINAL VALUES

WHERE:

= GAIN = 2.950 ± .060 V/V

DAMPING RATIO = .689 + .042

Do = UNDAMPED NATURAL FREQUENCY = 76.7 + 5.0 RAD/SEC.

UNDAMPED NATURAL FREQUENCY = 12.2 + 0.8 HZ

PRINTS T

GENERAL & ELECTRIC P3K-AL-0305-A01 CONT ON SHEET TITLE TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER P3K-AL-0305-A01 EHC MARK II FIRST MADE FOR SH NO 10 REMISIONS TEST SETUP 1974 4 171 OCACCROC EQUIPMENT REQUIRED (or Equivalent) HP Model 200 AB 1. Frequency Source HP Model 5223L Frequency Counter Fluke Model 8120A 3. Digital Voltmeter Tektronix Model 565 Equipped with Two 4. Oscilloscope Dual Trace Amplifiers Type 3A72 Tektronix model 7514 storage scope with two dual trace amplifiers type 7A18 028 HI (TP1) FREQUENCY SOURCE . 024 LO (TP11) 10MF ± 5% . 30 WYDC 6 (TP6) HQ GND (TPII) + 22 VDC 037 - 22 VDC 041 OSCILLOSCOPE FIGURE 4 PRINTS P3K-AL-0305-A01 DIV OF Steam Turbine

5	TP	18	GENERAL & EL	ECTRIC
1/1	276.00	10	TITLE	

REV 34	TITLE	TONT ON SHEET 12 SH	NO. 11
and the state of t	TEST INSTRUCTIONS FOR FREQUENCY TO	VOLTAGE CONVERTER	
P3K-AL-0305-A01	FIRST MADE FOR EHC MARK II		1/4
		*1	REVISION
IV. TEST INSTRUCTIONS	<u>-</u>		13/64
*All notes are in	tended for information purposes and fo	r trouble shooting	
aids**	E E E	AS DE	£
*NOTE: Positive	logic is used thru out entire F/V digi	tal design.	15
1. CONNECT F/V c	ircuit board per test set-up shown in	Figure 4.	13/4
2. CHECK ZENER V	OLTAGES on the card per circuit specif	ications sheets	100
3. ADJUST LOCKUP	CIRCUIT OUT OF LINEAR REGION:	÷ .	0
· Adjust trim	pot VR52 full CCW.		3
*NOTE: Adjus	ting VR52 full CCW sets the reset time	of the Binary	15.78
As a	er to approx. 140 usec. (measured on s result, the lock up circuit will not f	unction until the	173
input	frequency is approx. 7000 HZ, which i 1 linear working region of 0 to 6000 H	s well above the	120.5
4. NULLING OUTPU	7 A 2	·-·	L. EBCI
		e classi from the	ACCORDET
	wer to the F/V card but keep the input scillator turned off.	signal from the	2000
Adinat trin	pot VR51 for zero volts output (+ .001	IV) at TP6.	74 0
	LEVEL TO BE DETECTED		4 2
Section Control	tor frequency at 480 HZ and sine wave	amplitude to 1V p-p.	N = 1
	-p signal down to approx. 10 to 20 mV		3 10
pot as show	n below: TPI		¥.
W/W TO	- FV D	en e e v	
MOSCILATOR)	10 TURN	TO F/V INPUT	
Kennaen 50 P-P	PRECISION TOU	(50-mV p-p)	j 1
1 480 HZ (POT		
Adjust INPL	T LEVEL ADJUST pot VR50 full CCW.		Cy.
Slowly incr	ease amplitude and determine that mag	nitude required to ju	st
turn on cor	verter $(F/V \text{ output = } -1.0V)$ meets fol	lowing criteria:	
G1 Input an	plitude required to turn on F/V with	VR50 full CCW shall	(a= 1)
G2 Input an	plitude required to turn on F/V with	VR50 full CCW shall be	e
	0 mV p-p. to -p signal down 50 mV p-p.		V.
		INPUT LEVEL ADJUST	
trimpot VR	put of IC1 on scope and slowly adjust 0 CW until a stable square wave can b	e obtained as shown	PRINTS

P3K-AL-0305-A01

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

P3K-AL-0305-A01 CONT ON SHEET 13 SH NO.

FIRST MADE FOR

EHC MARK II

11502220

SETTING INPUT LEVEL TO BE DETECTED (continued):

12

* NOTE: A stable dc output voltage from the F/V card will result when the pot is properly adjusted.




FIG. 5 ADJUSTING VR50 TO TRIMPOT SQUARE WINYE TUSTUC OETAIN FROM ICL AT

* NOTE: The primary purpose of trimpot VR50 is to adjust the detection level of comparator ICl so that low amplitude input signal (approx. 50mV) can produce a stable square wave output. As soon as the input level is work > 50mV, this adjustment is insignificant. After VR50 is adjusted, note that signals < 50MV p to p will go undetected and the F/V converter will not produce any dc output.

CHECKING & RECORDING CRITICAL VALUES:

Remove the 5K alternating pot from the oscillator input-

This pot should be removed because it may produce noise problems NOTE: in the test setup when the lock up circuit is checked out.

Measure and record the voltage at CR4 (zener voltage must be +9.0V + 1%).

Set the oscillator amplitude at approx. 2V p to p and the frequency at exactly 4800 + 1 Hz.

Adjust VR1 full CW and record the dc output voltage at TP6 (voltage must be 2 -10.200 volts). For example, an output voltage of -10.400 V is acceptable but an output of -10.100 V is unacceptable.

ne + Oct. 4, 1972

Steam Turbine

P3K-AL-0305-A01

PRINTS

APPROVALS

14

13

REVISIONS

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

P3K-AL-0305-A01

FIRST MADE FOR 13

EHC MARK II


CONT ON SHEET

CHECKING & RECORDING CRITICAL VALUES (continued):

Adjust VR1 full CCW and record the dc output voltage at TP6 (voltage must be \(-9.800 \text{ volts} \). For example, an output voltage of -9.600 V is acceptable but an output of -9.900 is unacceptable. -9.37 -9.61

*NOTE: The output voltage will vary approx. 0.8V when VR1 is adjusted from end to end. Trimpot VRI adjusts the unijunction time from approx. 150 to 162 usec.

> The unijunction time controls the width of the pulses to IC7. This time can be measured on the scope at TP3 as shown below:



WAVEFORM FIG. 6 TA (INPUT FREQ. = 4800 HZ)

NOTE: DUTY FACTOR = 75%

The same pulse shape as shown above can also be observed at the input to the output amplifier IC7 except that the amplitude will be approx. 4 1/2 volts (measured at collector of Q2).

VR1	OUTPUT VOLTAGE de	UNIJUNCTION TIME		
Full CCW	-9.600	150 usec		
Center of	-10.000	156 usec		
Full CW	-10.400	162 usec.		

APPROVALS

TYPICAL **VALUES** ASSOCAITED WITH **ADJUSTING** VR1

Mone Oct. 4, 1972

Steam Turbine

P3K-AL-0305-A01

DIV OR

_ DEPT

1134

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

P3K-AL-0305-A01

CONT ON SHEET 14A SH NO. 14

FIRST MADE FOR EHC MARK II

3/

7. CALIBRATING F/V OUTPUT VOLTAGE

- * Set the oscillator frequency at exactly 4800 ± 1 Hz and amplitude at approx. 2V p to p.
- * Adjust trimpot VR1 until output at TP6 equals -10.000 + .001 volts.
- * Increase and decrease the oscillator amplitude from 2V p to p to 20 V p to p. Note that the dc output should not be sensitive to changes in input amplitude, but only to changes in frequency.
- Check the output voltage at several additional frequency points shown below:

perom:		
X.	INPUT FREQUENCY (Hz)	DC OUTPUT VOLTAGE
2 72	6000 4800 2400 480 48	-12.500 ± .002 V -10.000 ± .001 V - 5.000 ± .002 V - 1.000 ± .002 V Approx0.10 V Approx0.01 V

*NOTE: When the input frequency = 4800 Hz, the output voltage will be -10.000 V, and the duty factor will be 75% as shown in Fig. 6.

Return the oscillator frequency to exactly 4800 Hz, and observe that output at TP6 equals -10.000 volts.

Set the heat probe at 55°C and apply the probe to the unijunction for 30 sec. Remove the probe and observe that the output voltage must return to within + 3 mV of the original -10.000V setting. (The unijunction heat test is repeated in order to insure that the correct temperature compensation resistor has been previously selected). Use Timer (designed for temp. compensating test) to measure 30 sec. interval that heat probe is applied.

CRITERIA

¢5

F/V output must return to within + 3mv of the original -10.000V setting when heat probe test is repeated.

If production F/V fails to meet above criteria, refer to next page for corrective action.

APPROVALS

Mone Oct. 4, 1972

Steam Turbine

P3K-AL-0305-A01

Schenectady, N.Y. LOCATION CONT ON SHEET 14A

DEPT.

SH NO.

1

7.7

1 mars GENERAL (%) ELECTRIC P3K-AL-0305-A01 CONT ON SHEET 15 SH NO. 14A TITLE TEST INSTRUCTIONS FOR FREQUENCY # P3K-AL-0305-A01 TO VOLTAGE CONVERTER FIRST MADE FOR SH NO. 14A EHC MARK II CONT ON SHEET 15 REVISIONS CALIBRATING F/V OUTPUT VOLTAGE Procedure to Correct Temperature Compensation to be within + 3 mv Criteria 4 12/2001 187 27 If Production F/V output (matched parts installed) fails to meet + 3 mv change in output when unijunction is retested with heat probe, use the following procedure to reduce the change to be within the + 3 mv criteria: 1. Replace R11 (temp. compensation resistor) If F/V output increases more than 3 mV (-10.000V increases to more than -10.003V) when heat probe test is performed, reduce R11. If F/V output decreases more than 3 mV (-10.000V decreases to less than -9.997V) when heat probe test is performed, increase RI1. Note that F/V output changes 3mV for every change in resistor step (1%). 2 If value of resistor Rll cannot be increased because it's already at a maximum, replace +11.7V zener CR5. Note that 1% change in zener voltage CR5 will cause approximately 1 mV change in F/V output. If F/V output increases more than 3 mV (-10.000V increases to more than -10.003V) when heat probe test is performed, select a new CR5 which has lower zener voltage than original value. If F/V output decreases more than 3 mV (-10.000V decreases to less than -9.997V) when heat probe test is performed, select a new CR5 which has a higher zener voltage than original value. If value of zener CR5 cannot be increased or decreased to temperature compensate the Unijunction transistor to within 3 mV, replace all matched components and start over. E LAST TEST STOP CK BY PASS This MATCHED 3-1 \$244A5240G0001 R11+93

PRINTS TO

Glacek Oct. 26, 1978 APPROVALS

Steam Turbine

DIV OR

P3K-AL-0305-A01

CONT ON SHEET

16

15

REVISIONS

P3K-AL-0305-A01

CONT ON SHEET 16 SH NO. 15

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

FIRST MADE FOR

TITLE

EHC MARK II

7. CALIBRATING F/V OUTPUT VOLTAGE (continued)

*NOTE: When the F/V is operating in the linear region, the output voltage can be calculated as follows:

Vo = (V in) (GAIN IC7)

vo = (VCR4) (Period of unijunction Period of input frequency)

(-GAIN IC7)

WHERE:

VCR4 = Input zener voltage to output amplifier IC7.

Period of unijunction Ratio of the zener voltage CR4 ON time to the total time.

GAIN IC7 = GAIN of output amplifier IC7.

= -R20/(R17 + R18)

Vo @ 4800 HZ = (9V) $\left(\frac{156 \text{ usec}}{208 \text{ usec}}\right)$

 $\frac{113K}{38.3K + 38.3K}$

Vo @ Rated Frequency = -10.00 volts.

As the period of the input frequency approaches the period of the unijunction, (100% duty factor), the maximum output voltage which can be obtained from the circuit is as follows:

Vo max =
$$\left(9V\right)$$
 $\left(\frac{156 \text{ usec}}{156 \text{ usec}}\right)$

 $\left(-\frac{113K}{38.3K} + \frac{1}{38.3K}\right)$

= - 13.3 volt

Therefore, the upper frequency limit is also a function of the unijunction time. Note that when the period of the input frequency becomes less than or equal to the period of the unijunction timer, the flip flop will start missing input pulses.

PRINTS T

	1 to 1	25 30 26		
	GENERAL 🛞 ELI	CTRIC	P3K-AL-0305-A01	
BEY 1 24	TITLE		ONT ON SHEET 17	16
NO. () CR. 7 T	TEST INSTRUCTIONS FOR F	REQUENCY TO VOL	TAGE CONVERTER	
P3K-AL-0305-A01	•	MARK II		
CONT ON SHEET 17 SH NO. 16				REVISIO
8 SETTING LOCK UP LE		0. 1	¥.	27 19
output must incr	ut frequency slowly from 4 ease linearly from -10.000	1 E0 -12.30 VOIC	.5).	2 1302
reaching 6000 Hz		10 A		1974 4 HOCacu
Adjust VR52 CW u	ntil the output voltage j	umps from -12.50) to $-13.30 \pm .20$	3 3
volts.	19 A	_[3.3	2 -13,13	7 5
After setting th	e lockup point at 6000 Hz to 10,000 Hz and back dow	, increase the increase that	input frequency	4
voltage does not	change in the lockup reg	ion.		974
* NOTE: The resul	t of adjusting VR52 is to	set the reset	time (which clears	
the binar observed	y counter) to approx. 165 on the scope at IC6 pin 2	as shown below	:	<u>د</u> ي ا
	4	(P ⁴ 61		님
			<u>-</u> s = 2	
	. 20		V - 3 - 3 - 3 - 3	λ.,
	* 3	7.	J	
			<u>L</u>	ख
	-	RESET .	TIME = 165,450	1976
	- 4 - 0-65-			
	FIG.7 RESET (FREQ.	= 4800 HZ)	11
Address UP52	Full CCW sets the reset to	ime to approx. 1	L40 μsec. while	
adjusting VR52 The reset time	full CW should produce a will normally be set at 1	reset time of ap 65 µsec (6000 Ha	2).	T. S.
* NOTE: The volt	age level at TP4 will char	nge from HI to !	LO, as soon	0.7
as the f	requency reaches 6000 Hz : s 13 pulses as shown below	and the pinary of	counter	<u></u>
	+4.7 V			· ·
	3			00
		s= .		in the tra
		OV		

Mone Oct 1972

FIG.8

Steam Turbine

WAVEFORM AT LOCKUP

P3K-AL-0305-A01

193

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

P3K-AL-0305-A01

EHC MARK II

CONT ON SHEET 18 SH NO. 17

FIRST MADE FOR

here

8. SETTING LOCK UP LEVEL (continued):

NOTE:

When TP4 is switched from HI to LO, the output of flip-flop IC4 at TP5 is also hold LO (OFF). As a result, Q2 will be held off, CR4 will be held on, and the output jumps up to - 13.3 volts. This output voltage measurement can be used to check the gain of the active filter amplifier (IC7) as follows:

$$(V_{CR4})\left(-\frac{R20}{R17 + R18}\right) = V_0$$

(9V)
$$\left(-\frac{113K}{38.3K+38.3K}\right)^{-V_0}$$

Therefore, in order to obtain the gain of IC7, divide the measured output voltage (at Lock Up) by the measured zener voltage.

Therefore, when TP4 switches from HI to LO, the output voltage will jump up to -13.3 V, which indicates that lock up has occurred.

This lock up condition results when the frequency pulses occur faster than IC3 can reset (clear) the binary counter. Since IC3 is reinitiated on each incoming pulse, it cannot time out and reset the counter. As a result, whenever the frequency period is shorter than the reset time (~165 µsec) for at least 13 pulses, lock up occurs. The first pulse whose frequency is less than 6000 Hz (period 165 usec), allows IC3 to reset the counter; IC7 will immediately be able to respond to the incoming frequency pulses and produce a dc output which is proportional to frequency.

OBSERVING OUTPUT FOR OSCILLATIONS& CHECKING RIPPLE AT TP6

APPROVALS

Vary oscillator frequency from 480 Hz to 10 K Hz and observe the output on the scope. The dc ripple or noise riding on the DC output should not exceed 10 MV p to p.

Vary frequency from 4.8 Hz up to 480 Hz and observe on the scope that the ac ripple does not exceed the values listed below.

One Oct. 4, 1972

Steam Turbine

P3K-AL-0305-A01

Schenectady, N.Y. LOCATION CONT ON SHEET 18

GENERAL (ELECTRIC

P3K-AL-0305-A01

CONT ON SHEET

REVISIONS

1974

P3K-AL-0305-A01

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER EHC MARK II

SH NO. CONT ON SHEET 19

FIRST MADE FOR

			9 8	
_				100
0	7.39	5-80-2-80-2-8		

OBSERVING OUTPUT FOR OSCILLATIONS (continued)

FREQUENCY (Hz)	DC OUTPUT VOLTAGE (Volts)	AC OUTPUT VOLTAGE (V p to p)	WAVE SHAPE
4.8-	01	100 mV	vvv
12	025	Vm 08	
24	05	60 mV	MIL
48	10	40 mV	\sim
120	25	20 mV	
240	50	10 mV	
480	-1.0	10 mV	

CHECKING OPERATION OF FLIP FLOP IC4, UNLJUNCTION TIMING CIRCUIT, AND LOCK UP TIME SETTING:

- Return oscillator frequency to 4800 Hz.
- Connect TP3 to scope external trigger input.
- Connect TP3 & TP5 to scope inputs. (outputs of FLIP FLOP IC4)

Increase oscillator frequency to 6000 Hz, and observe that waveform at TP5 will dissappear before waveform at TP3 begins to skip (this condition occurs at the lock up frequency). At frequencies less than lock up, the waveform at TP3 will be the inverse of the waveform at TP5.

When lock up occurs at 6000 Hz, TP5 will be held LO (OFF), due to TP4 being held LO. However, FLIP FLOP IC4 (Pin 1) will continue NOTE: to respond to incoming frequency pulses, and the unijunction will continue to time out and produce reset pulses back to IC4. As a result, pulses can be observed on the scope at TP3 and IC4 pin 5 even though TP5 is held off when LOCK UP occurs (Output voltage jumps to 13.3 volts). Also note that at LOCK UP, a duty factor of approx. 93.5% can be observed on the scope at TP3 as shown below:

Steam Turbine


P3K-AL-0305-A01

DIV 08

19) LOCATION CONT ON SHEET

diego

	GENERAL @	ELECTRIC	P3K-AL-0305-4	
P3K-AL-0305-A01	THILE TEST INSTRUCTION	s FOR FREQUENCY	TO VOLTAGE CONVERT	ER .
NT ON SHEET 2(SH NO. 19	FIRST MADE FOR	EHC MARK II	*	
2000000				REVIS
O. CHECKING OPERATION OF LOCK UP TIME SETTING	F FLIP FLOP IC4, UN (continued):	IJUNCTION TIMING	CIRCUIT, AND	HolaceRoct 27 1978
The state			1877 III	ROCT
8	ese Elign e	×		3
i og men som i i i i j	4 V	9 0		3
V. 2		87	102	F
		9	y	4
NOTE: DUTY FACTOR = 93	s e of			1974
AT LOCKUP	2-1/0	le usec		<u> </u>
FREQUENC	Y	67 usec		4
		67 usec	9.) Je
FIG.9	MAVELORM	AT TP3		3 U S
	(FREQ. =	. 6000 HE		
			9	7
			d (j.	(=
	* Y Y Y Y	. " 2 VT	# ²⁶	1 25
	* D	9		.,
		es of		
		T 0 24		
	les:			180
	· .			3
		29 M **	1 V	
		R 136 _ 8		
in the second se		× 4		" -
H.L.				
				PR



no ong. Mudoth

41 Haceron 27

1974

7 DEC

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

P3K-AL-0305-A01 CONT ON SHEET ... 22 SH NO.

+

FIRST MADE FOR

EHC MARK II

CHECKING LOCK UP CIRCUIT

TEST DESCRIPTION

Steps III - WA

The test which follows uses a separate digital TEST UNIT to inject additional pulses into the F/V converter and cause lock up to occur. The entire test which follows will be observed on the scope and is intended to functionally check out the lock up circuit for the following:

- The ability of the One Shot (IC3) to detect input frequencies > 6000 Hz.
- The ability of the binary counter to count exactly 13 pulses (frequency = 6000 Hz) and cause the output of IC5 (TP4) to change state from HI to LO, thus inhibiting the unijunction flip-flop output at TP5.
- The ability of IC5 to inhibit the counter once 13 pulses have been registered.
- The ability of IC3 to reset (clear) the counter and unlock the F/V, as soon as the input frequency drops below 6000 Hz.

In order to achieve a lock up condition, a minimum of 13 consecutive input pulses whose time period is shorter than the One Shot time, are required. Therefore in order to test this portion of the F/V, exactly 13 pulses whose period is shorter than the One Shot reset time (\sim 165 μ sec.) will be injected into the LOCK UP circuit. These pulses will be generated by summing 7 pulses from a separate TEST UNIT board along with 6 normal frequency pulses. The TEST UNIT pulses will be spaced midway between the frequency pulses (4800 Hz = 208 usec) as shown below:

NORMAL FREQUENCY IC4 PIN 1 NOTE: INPUT FREQ. TEST UNIT PULSES = 4800 HZ SUM OF FRED PULSES & TEST UNIT PULSES 104 usec

> LOCKUP CIRCUIT FIG. 11 PULSE TRAIN TO

"ኮ[©]Mone Oct. 4, 1972

Steam Turbine

P3K-AL-0305-A01

N.Y. LOCATION CONT ON SHEET 22

GENERAL (%) ELECTRIC

P3K-AL-0305-A01 23 5 SH NO. 22

REVISIONS

130 21011/10. DEC

TITLE

FIRST MADE FOR

CONT ON SHEET

P3K-AL-0305-A01

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

CONT ON SHEET 23

22 SH NO.

EHC MARK II

и. CHECKING LOCK UP CIRCUIT (continued)

TEST DESCRIPTION (continued)


The result of injecting 13 continuous pulses whose period is approx. 104 usec will prevent the One Shot from resetting the Binary Counter. Therefore the counter will count the 13 pulses and cause IC5 at TP4 to change state from HI to LO. This condition will cause the output at TP5 to also be held off. As a result, Q2 will be held off, CR4 will be held on (for a longer time than normal), and the F/V output voltage will jump up to a value greater than -10V (approx. -10.3V).

Since the next input frequency pulse (14th) will have a normal period of 208 usec, the One Shot will be able to reset (clear) the counter and unlock the F/V.

TEST UNIT

The digital TEST UNIT consists of 3 IC's. ICl (946) is used to pass or inhibit noise pulses to the F/V. IC2 and IC3 (9601 ONE SHOTS) form an ADJUSTABLE GATE circuit which controls the number of pulses which are passed by IC1.

The adjustable gate circuit consists of a timing circuit (IC2) which controls the ON time (t1) and a second timing circuit (IC3) controls the PERIOD (t2) as shown below:



WHERE tl is adjustable from .5ms to 2 ms t2 is adjustable from 1.5ms to 6ms but is set at approximately 3ms.

PRINTS T

DIV OF P3K-AL-0305-A01

1974

H

DEAL BCT 27 1974

TITLE

CONT ON SHEET 24 SH NO. 23

P3K-AL-0305-A01 CONT ON SHEET 24

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

FIRST MADE FOR

EHC MARK II

CHECKING LOCK UP CIRCUIT (continued) 14.

23

TEST UNIT (continued)

Both ONE SHOT timers are triggered simultaneously on the falling edge of the input pulse to IC2 & IC3 (which is the leading edge of the input pulse to the TEST UNIT) and both IC's start timing. The output of the GATE ON timer (IC2 pin 8) will remain HI until IC2 times out (tl is reached) and then held ON until IC3 times out (t2 is reached). Note that the output of the GATE PERIOD timer (IC3 pin 6) will remain LO inhibiting both timers from retriggering until time t2 is reached.

While the GATE ON timer output is HI, the input pulses to the TEST UNIT are passed thru ICl into the F/V at TP50. When the output of the GATE ON timer is LO, ICl is inhibited from passing any pulses into the F/V.

By adjusting GATE ON timer, TEST UNIT can produce from 2 to 9 output pulses. When the GATE is set to produce exactly 7 pulses, LOCK UP of F/V results for 1 pulse period. If 8 pulses are injected, LOCK UP occurs for 2 consecutive pulses, etc. LOCK UP should not occur for less than 7 pulses from the TEST UNIT.

NOTE: It will be necessary to observe good grounding practices as well as minimum lead lengths in order to prevent noise from falsely triggering the LOCK UP circuit during testing. If false triggering does occur, this condition can be observed on the scope and the test set up should be corrected

TEST SET UP

- Connect TEST UNIT as shown in Fig. 10 (use separate 5 VDC supply to power TEST UNIT).
- Set oscillator frequency into F/V at 4800 HZ.
- Check TEST UNIT PERIOD TIMER & adjust VR2 if necessary to obtain a 3 ms period (t2 = 3ms, measure at IC2, pin 8).
- Display following signals an four channel scope with time base set at 200 us/DIV.
 - TEST UNIT GATE PULSE (IC2 pin 8), 5V/DIV
 - TEST UNIT OUTPUT PULSES (ICl pin 8), 5V/DIV
 - F/V lock up at TP4, 5V/DIV
 - F/V nulse train at TP5, 5V/DIV

K/I:	Dec. 15	1972	APPROVALS	Steam	Turbing	7 54	DIV OR	P3K-AL-0305-A01	
			1. 1. 1. 1.			43			PRINTS T
		, pumbe (

Schenectady, N.Y.

GENERAL & ELECTRIC

P3K-AL-0305-A01

TITLE

P 3K-AL-0305-A01

CONT ON SHEET 25 SH NO. 24

FIRST MADE FOR

CONT ON SHEET 25 SH NO. 24

FIRST MADE FOR

REVISIONS

11. CHECKING LOCK UP CIRCUIT (continued)

TEST SET UP (continued)

- * Connect scope EXTERNAL TRIGGER TO TEST UNIT GATE PULSE (IC2 pin 8).
- Adjust VRI TEST UNIT GATE ON TIME so that 6 complete output pulses occur at ICl pin 8.

, z 3 4 5 6 oi

FIG. 11 B
"TEST UNIT"
OUTPUT PULSES

PRINTS

NOTE: that 6 TEST UNIT output pulses will cause 12 differentiated pulses (whose frequency equals 9600 HZ) to occur at TP50 of F/V. Since LOCK UP requies 13 consecutive pulses whose frequency > 6000 HZ, LOCK UP SHOULD NOT occur and F/V output should remain at -10 VDC.

- See Fig. 12A for the four signal waveforms which will result when 6 TEST UNIT output pulses occur.
- Increase TEST UNIT GATE ON time (t1), by adjusting VR1 CW so that 7 output pulses occur at IC1 pin 8 as shown:

TEST UNIT"
OUTPUT PULSES

NOTE that 7 TEST UNIT OUTPUT PULSES CAUSES exactly 13 differentiated pulses (frequency > 6000 HZ) to occur at the input to LOCK UP circuit (TP50 of F/V). As a result, LOCK UP occurs for only one cycle and one pulse dissappears from TP5 of F/V. Also note that dc output from F/V increases from -10.0 volts to approximately -10.30 when LOCK UP occurs at TP4 and one pulse dissappears from TP5.

See Fig. 12B for the four signal waveforms which will result when 7 TEST UNIT output pulses cause LOCK UP to occur for 1 pulse.

Schenectady, N.Y. LOCATION CONT ON SHEET 25 SH NO. 2

+

	GENERAL SEEECTRIC P3K-AL-0305-A01 CONT ON SHEET 25 SH NO. 24 A	1
	P3K-AL-0305-A01 FIRST MADE FOR TITLE TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER EHC MARK II REVISION	
+	FIG. 12A SCOPE TRACES, NO LOCKUP	
	"TEST UNIT" ADJUSTABLE GATE TO STATE TO	11.20
+	TEST, UNIT OUTPUT IC1 PIN 8	1916.1
	F/V@TP4 F/V@TP5 L	-1
	PULSETRAIN TO LOCKUP CIRCUIT	the this
	FIG. 12B SCOPE TRACES,	7 1978 / ANF
	TEST UNIT ADJUSTABLE GATE TC2 PIN 8	Sacies 2
•	TEST UNIT LOCKUP OUTPUT ICI PIN 8 F/V C TP4	4
	F/V@TP5 LITTING PULSE	
	PULSETRAIN TO LOCKUP CIRCUIT	PRINT
	DIV OR -01 AT 0305-A03	HD. 24

GENERAL 🚳 ELECTRIC

P3K-AL-0305-A01 CONT ON SHEET 26

PRINTS

TITLE

P3K-AL-0305-A01

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER EHC MARK II

CONT DN SHEET 26

FIRST MADE FOR



CHECK ACTIVE FILTER FREQUENCY COMPENSATION NETWORK BY OBSERVING THE TIME RESPONSE TO A STEP INPUT.

- * Switch the Input Frequency at TP1 from 0 HZ to 4800 HZ, and observe the change, in output voltage @ TP6. (Use a storage scope to capture the transient time response on the screen).
- Fig. 13 shows the waveshape, % overshoot, time to peak, and tolerances which must be observed.

*NOTE:

The above time response test is used to check the active filter characteristics (Damping Ratio = .507 & Undamped Natural Frequency = 76.7 RAD/SEC) when transistor Q2 is OFF and CR4 applies 9V to the input of the active filter amplifier IC7.

- * Switch the input frequency at TP1 from 4800 HZ to 0 HZ, and observe the change in output voltage @ TP6 (Use a storage scope to capture the transient time response on the screen).
- Fig. 14 shows the waveshape, % Overshoot, Time to Peak, and Tolerances which must be observed.

The above time response test is used to check the active filter *NOTE: characteristics (Damping Ratio = .689 and Undamped Natural Frequency = 76.7 RAD/SEC) when zero volts is applied to the input of the active filter amplifier IC7.

September 1	Do Mone Dec. 15, 1972 APPROVALS	Steam Turbine ON OR	P3K-AL-0305-A01 25
Mar.	ISSUFO PETET II	Schenectady, N.Y. LOCATION	CODE INC.

GENERAL 3 ELECTRIC

P3K-AL-0305-A01

CONT ON SHEET

REVISIONS

CONT ON SHEET

TITLE

26

SH NO.

P3K-AL-0305-A01

27


TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

FIRST MADE FOR

EHC MARK II

FIG. 13 F/V CONVERTER OUTPUT VOLTAGE TRANSIENT RESPONSE

FOR STEP CHANGE OF INPUT FREQUENCY FROM O HZ to 4800 HZ



NOTE:

undamped natural frequency (wo) = 76.7 RAD/SEC.

DAMPING RATIO (S) = .507

MAX OVERSHOOT % = 15.7 ± 2.3%

MAX OUTPUT VOLTAGE = -11.57 \pm 0.23 VDC @ 47.5 \pm 1.5 msec

D. Mone Dec.

LOCATION CONT ON SHEET 27

PRINTS

TITLE

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER


P3K-AL-0305-A01

FIRST MADE FOR

EHC MARK II

FIG. 14 F/V CONVERTER OUTPUT VOLTAGE TRANSIENT RESPONSE

FOR STEP CHANGE OF INPUT FREQUENCY FROM 4800 HZ to 0 HZ



NOTE:

UNDAMPED NATURAL FREQUENCY $(\omega_0) = 76.7$ RAD/SEC.

DAMPING RATIO (S) = .689

MAX OVERSHOOT $\% = 5.1 \pm 1.8$

MAX OUTPUT VOLTAGE = $+0.51 \pm 0.18$ VDC @ 56.5 ± 4.5 msec

MADE BY
D. Mone Dec. 15, 1972

Steam Turbine

Schenectady, N.Y.

DIV OR
P3K-AL-0305-A01
Schenectady, N.Y.

LOCATION CONT ON SHEET 28
ST

+

GENERAL 🚳 ELECTRIC

P3K-AL-0305-A01 CONT ON SHELT 29

28

REVISIONS

X		
NEV VI JA	TITLE	
NO.	1	everni.

P3K-AL-0305-A01

CONT ON SHEET

これできる おおおとのからは はままるので

TEST INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER

EHC MARK II FIRST MADE FOR

CHECK FREQUENCY COMPENSATION NETWORK 13.

Check ICl's input noise suppression lag filter specified in section III. A storage scope will be adequate for this check. Note that the output of the filter must be within 63% of the final valve in one time constant (1.3 usec).

CHECK UNIJUNCTION TIMING CAPACITOR

After all F/V board tests have been completed, apply Freon spray to the unijunction timing capacitor C6, and observe that the F/V output remains constant at -10.000 VDC (Input frequency = 4800 HZ). If the output goes to a new value, the capacitor must be replaced and the board rechecked and realigned.

END OF TEST

PRINT

1976

1972 D. Mone Dec. 15,

Steam Turbine

DIV OR P3K-AL-0305-A01 DEPT. 29 CONT ON SHEET

LOCATION Schenectady, N.Y.

- Table 1			30		
	*	GENERAL &	ELECTRIC	P3K-AL-0305-A01	н но. 29
A A	17.24	TITLE INSTRUCTIONS FOR FREQUENCY TO VOLTAGE CONVERTER			8
	P3K-AL-0305-A01	FIRST MADE FOR	EHC MARK II		REVISIONS
	IV. TEST INSTRUCTIONS	Te u		around by	27
	Test Instructions por EHC Control Engineer	epared by the EHC	Test Engineer and a	approved	Confict ?
	ENG CO.) / · / · · · · · · · · · · · · · · · ·	ATE	Holaceroci
+	APPROVED BY EHC TEST E	NGINEER	* = *		15 × 17 × 10 × 10 × 10 × 10 × 10 × 10 × 10
		· *			4 19
في هم دارمياره. •		e e e e e e e e e e e e e e e e e e e			DEC.
				DATE //	
	PREPARED BY EHC CON	TROL ENGINEER	5		1876
					In the
•					7.0
	+ \ @	Celle		DATE 10-2.	72 9
For all	APPROVED BYEHC CO	NTROL ENGINEERING	- MANAGER		
	+	***************************************		DIV OR DOV-AT.	0305-A01
	"". Mone Dec. 15,	1972 APPROVALS	Steam Turbine	CONT ON SHEET	SH NO.