





Lab 1

The block diagram of lab1-2



Lab 2




input

pppc


output

clk
rst_n
enable
flip
max 4
min 4




direction

direction



Lab3-1

state / output



Lab3_1


input

clk


rst

en

speed



For clock divider total 2^n DFFs



total n DFFs

