```
1'b1;
                                                                                                                                                                                                                           / + temp_y
                                                                                                                                                                                                                    temb_x
                                                                                                                                                                           +
                 temp_x <= temp_x +
temp_enable <= 0;</pre>
                                                                                                    else IT(Lemp_,
begin
begin
begin
'---- v <= 2'b00;
                                                                                                                                                                          temp_y
                                                                                                                                                                                                                   out_x + .
out_y + .
                                                                    always @(posedge clock)
begin
if(!resetn)
                                                                                            temp_y <= 2'b00;
e if(temp_enable)</pre>
                                                                                                                                                                           II
V
                                                                                                                                                                                                                   x_out = out_
y_out = out_
colour_out =
                                                                                                                                                                         temp_
                                                                                                                                                                                  end
else
begin
                                                                                                                                                end
else
begin
                                           end
                                                                                                                                                                                                                   assign
assign
assign
endmodule
                                                                                                                                                                                           end
                                                 end
                                                                                                                                                                                                   end
```