


Part II

2. The verilog code has been submitted on Quercus.

Draw the finite state machine.



State Table.

current state	0	next state
Load-X	0	Load-X.
Load-X	1	Load-X- wait
Load-X- wait	0	Load-X- wait
Load-X- wait	1	Load-y
Load-y	0	Load-y
Load-y- wait	1	Load-colour.
Load-colour	0	Load-colour.
Load-colour	1	Load-colour- wait
Load-colour- wait	0	Load-colour- wait
Load-colour- wait	1	Load-colour Draw.
Draw	0	Draw.
Draw	1	Load-X.

3. Verilog code and simulation in ModelSim has been submitted on Quercus.