# Pipelined SIMD multimedia unit Design with the VHDL/Verilog Hardware description language

Project Report: Part I

Jin Yuan Chen 115702978

November 1, 2025

# Abstract

This project focuses on the structural and behavioral design of a four-stage pipelined Multimedia Unit (MMU). The design is implemented using VHDL, a hardware description language, to model the MMU with a reduced subset of multimedia instructions, similar to those in Sony Cell SPU and Intel SSE architectures.

The complete 4-stage pipelines is designed at the register transfer level (RTL) developed in a structural manner with several modules operating simultaneously. Each stage of the pipeline is defined by a module that is developed behaviorally with inter-stage register. Verification of each module will be done individually with their respective self-checking test benches. This will ensure the functional correctness of all stages of the pipeline prior to full system integration of the 4-stage MMU.

The complete top-level MMU model is then instantiated with another test bench to validate the completeness of the four-stage pipeline, where each instruction will cycle through all stages of the pipeline. The resulting outputs will demonstrate the operational behavior and status of each pipeline stage during execution.

# 1 Introduction

This paper presents **Part I of the Final Report**, focusing exclusively on the architecture of the Multimedia ALU during the **execution stage**. At this phase, no prior knowledge of the complete pipeline design is required for implementing the Multimedia ALU module. The MMU is assumed to received all the correct and necessary input signals from the previous module up to the stage following the forwarding unit.




Figure 1: The RTL diagram highlight the execution stage of the Multimedia ALU.

A behavioral model approach is employed to design the test bench for the MMU during execution. The expected results for each test case are predetermined to facilitate the self-checking aspect of the test bench design. A direct comparison between the MMU's outputs and the expected result ensure accurate functional verification of the instruction sets.

# 2 Multimedia ALU

The MMU input and output signals has been carefully chosen and simplify for efficient data flow and control. The idea is that the MMU should immediately be able to perform any ALU operation given the available signal. The MMU should not parse or decode any instruction other than the ALU specific opcode.


The entity declaration in VHDL of the Multimedia ALU after the forwarding stage is shown as follow:

```
entity MMU_ALU is
          port (
2
               opcode
                           : in
                                 std_logic_vector(OPCODE_LENGTH-1 downto 0);
3
4
                                  std_logic_vector(REGISTER_LENGTH-1 downto 0);
               in PORT3
5
                           : in
               in_PORT2
                                  std_logic_vector(REGISTER_LENGTH-1 downto 0);
                           : in
7
               in_PORT1
                           : in
                                 std_logic_vector(REGISTER_LENGTH-1 downto 0);
9
               in immed
                           : in
                                  std_logic_vector(IMMEDIATE_LENGTH-1 downto 0);
                                  std_logic_vector(ADDRESS_LENGTH-1 downto 0);
               in_d_ptr
                           : in
11
                           : out std_logic_vector(REGISTER_LENGTH-1 downto 0);
               out_PORTD
12
                           : out std_logic_vector(ADDRESS_LENGTH-1 downto 0);
               out_d_ptr
               wback_flag
                           : out std_logic
          );
16
      end entity;
```

in\_PORT3; in\_PORT2; in\_PORT1: Three 128-bits inputs, corresponding to in\_PORT3, in\_PORT2, and in\_PORT1 from the register file. This mean the MMU can read 3 full row of 128-bits from the register file as specify by the design description.

opcode: The 25-bits instruction is parsed and reduce to 6-bits as the MMU opcode. The 6-bits Opcode contain enough information for the MMU to perform the specified operation or function on the given inputs. This is because the reduced subset of MMU instruction is chosen to have 2-bits that define the instruction type and maximum of 4-bits that encodes the operations/function. Instruction type that has less than 4-bits of encode operation, the extra bits are ignored or don't cares. In other word, the first 2 most significant bits of the opcode encodes the instruction type and the last 4 less significant bits of the opcode encodes the instruction operation/function.

Example of MMU 6-bits Opcode with don't cares:



R4-Instruction Opcode format with 2-bits instruction type, 3-bits encoding, and 3rd bit is don't care.

in\_immed: The 16-bits immediate line is connected for instructions that require MMU operation with an immediate or constant value. Since the reduce instruction set does not utilize a signed immediate field, signed extension for immediate values is not implemented. And all immediate values shorter than 16-bits will flow through the same 16-bits immediate input to the MMU with no signed extension, i.e all bits to the right of the immediate field are zeros.

in\_d\_ptr: The 5-bits destination register pointer directs the output of the MMU to the specify address in the register file. In this case, the destination register address is always specified in the instruction and never modified in the MMU, the output register address pointer, out\_d\_ptr will be the same value as in\_d\_ptr in this pipeline.

out\_PORTD: The single 128-bits output that can write back to the register file. Thus the MMU, by design, can only perform a single write to the register file.

wback\_flag: A 1-bit control signal to indicate if the output of the MMU should be write back to the register file.

The Multimedia ALU's architecture body is shown below, utilizing procedures store in package file. For complete version, see Appendix 4.3.

```
1 architecture behavior of MMU_ALU is
2 begin
     main : process(
       opcode,
       in_PORT3, in_PORT2, in_PORT1, in_immed,
6
       in_d_ptr
8
     begin
       out_d_ptr <= in_d_ptr;
9
       case opcode(OPCODE_LENGTH-1 downto OPCODE_LENGTH-2) is
10
         when "00" | "01" =>
11
12
           LDI_memory(
                             --ref. procedure_package/load_immediate.vhd
13
              opcode,
              in_PORT3,
             in_immed,
15
16
              out_PORTD,
17
              wback_flag
18
           );
19
20
         when "10" =>
21
22
           STM_main(
                           --ref. procedure_package/saturate_math.vhd
23
             opcode,
             in_PORT3.
24
              in_PORT2,
             in_PORT1,
26
27
              out_PORTD,
28
29
              wback_flag
           );
31
         when "11" =>
32
           RSI_main(
                           --ref. procedure_package/rest_instruction.vhd
             opcode,
34
35
              in_PORT2,
             in_PORT1,
37
             in_immed,
38
              out_PORTD,
39
40
              wback_flag
           );
41
42
         when others =>
43
           out_PORTD <= (others => '0');
out_d_ptr <= (others => '0');
44
45
           wback_flag <= '0';
47
       end case;
     end process;
48
49 end architecture;
```

The architecture body divides the MMU ALU operation into 3 instruction types LDI, R4, and R3 by calling 3 separate procedures that are packaged in their respective file names: load\_immediate, saturated\_math, and rest\_instruction. For the context of these procedure and the full source code, see in Appendix 4.4, 4.5, 4.6.

# 3 Instruction Set Description and Verfication

# LI - Load Immediate

# Description:

Load a 16-bit Immediate value from the [20:5] instruction field into the 16-bit field specified by the Load Index field [23:21] of the 128-bit register rd. Other fields of register rd are not changed. Register rd is both a source and destination register in memory.

# **Instruction:**

|         | 24 | 23    | 21 | 20        | 5 | 4  | 0 |
|---------|----|-------|----|-----------|---|----|---|
| 0       |    | index |    | immediate |   | rd |   |
| Opcode: |    |       |    |           |   |    |   |
| 5       |    |       | 4  | 3         |   |    | 0 |
| 0-      |    |       |    | index     |   |    |   |


# Operation:

$$in\_PORT3 \leftarrow FILE[rd]$$
 $in\_PORT3[index] \leftarrow immediate$ 
 $out\_portD[31-fields] \leftarrow in\_PORT3$ 
 $FILE[rd] \leftarrow out\_PORTD$ 
 $wback\_flag \leftarrow 1$ 

The 128-bit register load from Register File is always send through in PORT3, as the designated read line for load immediate instruction.

### Verification:

The full 128-bit register values of in\_PORT1, in\_PORT2, and out\_PORTD are represented in 32 hexdecimal values.



The 16-bit in\_immed, in\_PORT3, out\_portD are represent in hexdecimal. The in\_immed = xDEAD is loaded based on the index[0:7] of out\_portD. Each index section is allocated 16-bits or 4 hexdecimal value.

# SIMAL - Saturated Signed Integer Multiply-Add Low

# **Description:**

Multiply low 16-bit-fields of each 32-bit field of registers rs3 and rs2, then add 32-bit products to 32-bit fields of register rs1, and save result in register rd. Signed addition performed with saturated rounding, using the max values when overflowed.

# Instruction:


| 24      | 23 | 22   | 20 | 19  | 15 | 14   | 10 | 9   | 5 | 4  | 0 |
|---------|----|------|----|-----|----|------|----|-----|---|----|---|
| 10      |    | 0000 |    | rs3 |    | rs2  |    | rs1 |   | rd |   |
| Opcode: |    |      |    |     |    |      |    |     |   |    |   |
| 5       |    |      |    |     | 4  | 3    |    |     |   |    | 0 |
| 10      |    |      |    |     |    | -000 |    |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{in\_PORT3} \leftarrow \text{FILE}[\text{rs3}] \\ & \text{ret32} \leftarrow \text{SignExt}(\text{in\_PORT3}[\text{16-low}]) \times \text{SignExt}(\text{in\_PORT2}[\text{16-low}]) \\ & \text{out\_portD}[\text{31-fields}] \leftarrow \text{Saturate}_{32}(\text{in\_PORT1}[\text{32-field}] + \text{ret32}) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD} \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 4 separate 16-bit low multiplication and 32-bit field addition in each 128-bit register.

### Verification:



The 4 separate 16-bit low of both in\_PORT3 and in\_PORT2 are represented in decimal. The

32-field[127:64] and 32-field[95:64] of in\_PORT1 is represented in decimal, while 32-field[63:32] and 32-field[31:0], showing saturated over-flow = 0x7FFFFFFF, is represent in hexadecimal.

# SIMAH - Saturated Signed Integer Multiply-Add High

# **Description:**

Multiply high 16-bit-fields of each 32-bit field of registers rs3 and rs2, then add 32-bit products to 32-bit fields of register rs1, and save result in register rd. Signed addition performed with saturated rounding, using the max values when overflowed.

# Instruction:


| 24      | 23 | 22  | 20 | 19  | 15 | 14   | 10 | 9   | 5 | 4  | 0 |
|---------|----|-----|----|-----|----|------|----|-----|---|----|---|
| 10      |    | 001 |    | rs3 |    | rs2  |    | rs1 |   | rd |   |
| Opcode: |    |     |    |     |    |      |    |     |   |    |   |
| 5       |    |     |    |     | 4  | 3    |    |     |   |    | 0 |
| 10      |    |     |    |     |    | -001 |    |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{in\_PORT3} \leftarrow \text{FILE}[\text{rs3}] \\ & \text{ret32} \leftarrow \text{SignExt}(\text{in\_PORT3}[\text{16-high}]) \times \text{SignExt}(\text{in\_PORT2}[\text{16-high}]) \\ & \text{out\_portD}[31\text{-fields}] \leftarrow \text{Saturate}_{32}(\text{in\_PORT1}[32\text{-field}] + \text{ret32}) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD} \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 4 separate 16-bit high multiplication and 32-bit field addition in each 128-bit register.

### Verification:



The 4 separate 16-bit high of both in\_PORT3 and in\_PORT2 are represented in decimal.

The 32-field[127:64] and 32-field[95:64] of in\_PORT1 is represented in decimal, while 32-field[63:32] and 32-field[31:0], showing saturated over-flow = 0x7FFFFFFF, is represent in hexadecimal.

# SIMSL - Saturated Signed Integer Multiply-Subtract Low

# **Description:**

Multiply low 16-bit-fields of each 32-bit field of registers rs3 and rs2, then subtract 32-bit products from 32-bit fields of register rs1, and save result in register rd. Signed addition performed with saturated rounding, using the max values when overflowed.

### **Instruction:**


| 24      | 23 | 22  | 20 | 19  | 15 | 14   | 10 | 9   | 5 | 4  | 0 |
|---------|----|-----|----|-----|----|------|----|-----|---|----|---|
| 10      |    | 010 |    | rs3 |    | rs2  |    | rs1 |   | rd |   |
| Opcode: |    |     |    |     |    |      |    |     |   |    |   |
| 5       |    |     |    |     | 4  | 3    |    |     |   |    | 0 |
| 10      |    |     |    |     |    | -010 |    |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{in\_PORT3} \leftarrow \text{FILE}[\text{rs3}] \\ & \text{ret32} \leftarrow \text{SignExt}(\text{in\_PORT3}[\text{16-low}]) \times \text{SignExt}(\text{in\_PORT2}[\text{16-low}]) \\ & \text{out\_portD}[\text{31-fields}] \leftarrow \text{Saturate}_{32}(\text{in\_PORT1}[\text{32-field}] - \text{ret32}) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD} \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 4 separate 16-bit low multiplication and 32-bit field subtraction in each 128-bit register.

### Verification:



The 4 separate 16-bit low of both in\_PORT3 and in\_PORT2 are represented in decimal. The

32-field[127:64] and 32-field[95:64] of in\_PORT1 is represented in decimal, while 32-field[63:32] and 32-field[31:0], showing saturated under-flow =  $0 \times 800000000$ , is represent in hexadecimal.

# SIMSH - Saturated Signed Integer Multiply-Subtract High

# **Description:**

Multiply high 16-bit- fields of each 32-bit field of registers rs3 and rs2, then subtract 32-bit products from 32-bit fields of register rs1, and save result in register rd. Signed addition performed with saturated rounding, using the max values when overflowed.

### **Instruction:**


| 24      | 23 | 22  | 20 | 19  | 15 | 14   | 10 | 9   | 5 | 4  | 0 |
|---------|----|-----|----|-----|----|------|----|-----|---|----|---|
| 10      |    | 011 |    | rs3 |    | rs2  |    | rs1 |   | rd |   |
| Opcode: |    |     |    |     |    |      |    |     |   |    |   |
| 5       |    |     |    |     | 4  | 3    |    |     |   |    | 0 |
| 10      |    |     |    |     |    | -011 |    |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{in\_PORT3} \leftarrow \text{FILE}[\text{rs3}] \\ & \text{ret32} \leftarrow \text{SignExt}(\text{in\_PORT3}[\text{16-high}]) \times \text{SignExt}(\text{in\_PORT2}[\text{16-high}]) \\ & \text{out\_portD}[\text{31-fields}] \leftarrow \text{Saturate}_{32}(\text{in\_PORT1}[\text{32-field}] - \text{ret32}) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD} \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 4 separate 16-bit high multiplication and 32-bit field subtraction in each 128-bit register.

**Verification**: The full 128-bit register values of in\_PORT1, in\_PORT2, and out\_PORTD are represented in 32 hexdecimal values.



The 4 separate 16-bit high of both in\_PORT3 and in\_PORT2 are represented in decimal. The 32-field[127:64] and 32-field[95:64] of in\_PORT1 is represented in decimal, while 32-field[63:32] and 32-field[31:0], showing saturated under-flow = 0x80000000, is represent in hexadecimal.

# SLMAL - Saturated Signed Long Integer Multiply-Add Low

# **Description:**

Multiply low 32-bit- fields of each 64-bit field of registers rs3 and rs2, then add 64-bit products to 64-bit fields of register rs1, and save result in register rd. Signed addition performed with saturated rounding, using the max values when overflowed.

# Instruction:

| 24      | 23 | 22  | 20 | 19  | 15 | 14   | 10 | 9   | 5 | 4  | 0 |
|---------|----|-----|----|-----|----|------|----|-----|---|----|---|
| 10      |    | 100 |    | rs3 |    | rs2  |    | rs1 |   | rd |   |
| Opcode: |    |     |    |     |    |      |    |     |   |    |   |
| 5       |    |     |    |     | 4  | 3    |    |     |   |    | 0 |
| 10      |    |     |    |     |    | -100 |    |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{in\_PORT3} \leftarrow \text{FILE}[\text{rs3}] \\ & \text{ret64} \leftarrow \text{SignExt}(\text{in\_PORT3}[32\text{-low}]) \times \text{SignExt}(\text{in\_PORT2}[32\text{-low}]) \\ & \text{out\_portD}[31\text{-fields}] \leftarrow \text{Saturate}_{32}(\text{in\_PORT1}[64\text{-field}] + \text{ret64}) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD} \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 2 separate 32-bit low multiplication and 64-bit field addition in each 128-bit register.

### Verification:

The full 128-bit register values of in\_PORT1, in\_PORT2, and out\_PORTD are represented in 32 hexdecimal values.



# SLMAH - Saturated Signed Long Integer Multiply-Add High

# Description:

Multiply high 32-bit-fields of each 64-bit field of registers rs3 and rs2, then add 64-bit products to 64-bit fields of register rs1, and save result in register rd. Signed addition performed with saturated rounding, using the max values when overflowed.

# Instruction:

| 24      | 23 | 22  | 20 | 19  | 15 | 14   | 10 | 9   | 5 | 4  | 0 |
|---------|----|-----|----|-----|----|------|----|-----|---|----|---|
| 10      |    | 101 |    | rs3 |    | rs2  |    | rs1 |   | rd |   |
| Opcode: |    |     |    |     |    |      |    |     |   |    |   |
| 5       |    |     |    |     | 4  | 3    |    |     |   |    | 0 |
| 10      |    |     |    |     |    | -101 |    |     |   |    |   |


# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{in\_PORT3} \leftarrow \text{FILE}[\text{rs3}] \\ & \text{ret64} \leftarrow \text{SignExt}(\text{in\_PORT3}[32\text{-high}]) \times \text{SignExt}(\text{in\_PORT2}[32\text{-high}]) \\ & \text{out\_portD}[31\text{-fields}] \leftarrow \text{Saturate}_{32}(\text{in\_PORT1}[64\text{-field}] + \text{ret64}) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD} \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 2 separate 32-bit high multiplication and 64-bit field addition in each 128-bit register.

### Verification:

The full 128-bit register values of in\_PORT1, in\_PORT2, and out\_PORTD are represented in 32 hexdecimal values.



# SLMSL - Saturated Signed Long Integer Multiply-Subtract Low

# **Description:**

Multiply low 32- bit-fields of each 64-bit field of registers rs3 and rs2, then subtract 64-bit products from 64-bit fields of register rs1, and save result in register rd. Signed addition performed with saturated rounding, using the max values when overflowed.

### **Instruction:**

| 24      | 23 | 22  | 20 | 19  | 15 | 14   | 10 | 9   | 5 | 4  | 0 |
|---------|----|-----|----|-----|----|------|----|-----|---|----|---|
| 10      |    | 110 |    | rs3 |    | rs2  |    | rs1 |   | rd |   |
| Opcode: |    |     |    |     |    |      |    |     |   |    |   |
| 5       |    |     |    |     | 4  | 3    |    |     |   |    | 0 |
| 10      |    |     |    |     |    | -110 |    |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{in\_PORT3} \leftarrow \text{FILE}[\text{rs3}] \\ & \text{ret64} \leftarrow \text{SignExt}(\text{in\_PORT3}[32\text{-low}]) \times \text{SignExt}(\text{in\_PORT2}[32\text{-low}]) \\ & \text{out\_portD}[31\text{-fields}] \leftarrow \text{Saturate}_{32}(\text{in\_PORT1}[64\text{-field}] - \text{ret64}) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD} \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 2 separate 32-bit low multiplication and 64-bit field subtraction in each 128-bit register.

### Verification:

The full 128-bit register values of in\_PORT1, in\_PORT2, and out\_PORTD are represented in 32 hexdecimal values.



The 2 separate 32-bit low of both in\_PORT3 and in\_PORT2 are represented in decimal. The 64-field[127:64] of in\_PORT1 is represented in decimal, while 64-field[63:0], showing saturated under-flow = 0x8000000000000000000, is represent in hexadecimal.

# SLMSH - Saturated Signed Long Integer Multiply-Subtract High

# Description:

Multiply high 32- bit-fields of each 64-bit field of registers rs3 and rs2, then subtract 64-bit products from 64-bit fields of register rs1, and save result in register rd. Signed addition performed with saturated rounding, using the max values when overflowed.

| ${f Instru}$ | iction | n:  |    |     |    |      |    |     |   |    |   |
|--------------|--------|-----|----|-----|----|------|----|-----|---|----|---|
| 24           | 23     | 22  | 20 | 19  | 15 | 14   | 10 | 9   | 5 | 4  | 0 |
| 10           |        | 111 |    | rs3 |    | rs2  |    | rs1 |   | rd |   |
| Opcode:      |        |     |    |     |    |      |    |     |   |    |   |
| 5            |        |     |    |     | 4  | 3    |    |     |   |    | 0 |
| 10           |        |     |    |     |    | -111 |    |     |   |    |   |


# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{in\_PORT3} \leftarrow \text{FILE}[\text{rs3}] \\ & \text{ret64} \leftarrow \text{SignExt}(\text{in\_PORT3}[32\text{-high}]) \times \text{SignExt}(\text{in\_PORT2}[32\text{-high}]) \\ & \text{out\_portD}[64\text{-fields}] \leftarrow \text{Saturate}(\text{in\_PORT1}[64\text{-field}] - \text{ret64}) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD} \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 2 separate 32-bit high multiplication and 64-bit field subtraction in each 128-bit register.

### Verification:

The full 128-bit register values of in\_PORT1, in\_PORT2, and out\_PORTD are represented in 32 hexdecimal values.



The 2 separate 32-bit high of both in\_PORT3 and in\_PORT2 are represented in decimal. The 64-field[127:64] of in\_PORT1 is represented in decimal, while 64-field[63:0], showing saturated under-flow = 0x8000000000000000000, is represent in hexadecimal.

# SHRHI – Shift Right Halfword Immediate

# **Description:**

Performs a packed 16-bit halfword logical right shift on the contents of register rs1 by the value of the four least significant bits of register rs2. Each resulting 16-bit value is placed into the corresponding halfword position of destination register rd. Bits shifted out of each halfword are discarded, and bits shifted in are filled with zeros.

| Instruction: |    |         |    |     |      |     |   |    |   |
|--------------|----|---------|----|-----|------|-----|---|----|---|
| 24           | 23 | 22      | 25 | 14  | 10   | 9   | 5 | 4  | 0 |
| 11           |    | 0000001 |    | rs2 |      | rs1 |   | rd |   |
| Opcode:      |    |         |    |     |      |     |   |    |   |
| 5            |    |         |    | 4   | 3    |     |   |    | 0 |
| 11           |    |         |    |     | 0001 |     |   |    |   |


# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_immed} \leftarrow \text{rs2} \\ & \text{out\_portD}[16\text{-low}] \leftarrow \text{Logical}\big(\text{in\_PORT1}[16\text{-low}] \gg \text{in\_immed}\big) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 8 separate 16-bit low within each 128-bit register

### Verification:

The full 128-bit register values of in\_PORT1, in\_PORT2, and out\_PORTD are represented in 32 hexdecimal values.



The 4 out of 8 separate 16-bit low of each in\_PORT1, in\_PORT2 (don't cares), and out\_PORTD are represent in binary. The four least significant bits of register rs2 in the instructions is treated as immediate. The immediate is loaded into the in\_immed line to the MMU. The example above have rs2 = b00004 or decimal 4 is stored in the 16-bit immediate as 0x0004. Therefore performing 4 logical right shift on rs1.

# AU – Add Word Unsigned

# Description:

packed 32-bit unsigned addition of the contents of registers rs1 and rs2.

# Instruction:

| 24      | 23 | 22       | 25 | 14  | 10 | 9   | 5 | 4  | 0 |
|---------|----|----------|----|-----|----|-----|---|----|---|
| 11      |    | 00000010 |    | rs2 |    | rs1 |   | rd |   |
| Opcode: |    |          |    |     |    |     |   |    |   |

| ĺ | 5 4 | 3    | 0 |
|---|-----|------|---|
|   | 11  | 0010 |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{out\_PORTD}[32\text{-fields}] \leftarrow \text{Unsigned}\big(\text{in\_PORT1}[32\text{-fields}] + \text{in\_PORT2}[32\text{-fields}]\big) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 4 separate 32-bit fields in each 128-bit register

### Verification:

| Signal name  | Value                            | . 20                 | 9 22           | 24 26 28 30                      |
|--|----------------------------------|----------------------|----------------|----------------------------------|
| -  |                                  |                      |                | <u> </u>                         |
| <b>∄ ™</b> opcode  | 32                               | 31                   |                | 32                               |
| 11   |                                  |                      |                | 11                               |
| ⊕ (x) function   | 2                                | 1 \                  |                | 2                                |
| <b>∄ J</b> in_immed  | 0004                             |                      |                | 0004                             |
|  | 700870077006700570047003F0027001 |                      |                | 700870077006700570047003F0027001 |
| (×) 32-field[127:96]     (x) (x) (x) (x) (x) (x) (x) (x) (x) | 1879601159                       |                      |                | 1879601159                       |
| (×) 32-field[95:64]     (×) 32-field[95:64]                  | 1879470085                       |                      |                | 1879470085                       |
| (x) 32-field[63:32]     ∴                                    | 1879339011                       |                      |                | 1879339011                       |
| (x) 32-field[31:0]     (x) 32-field[31:0]                    | 4026691585                       |                      |                | 4026691585                       |
| ⊕ JTLF in_PORT2  | 80010004800100037FFF00027FFF0001 |                      |                | 80010004800100037FFF00027FFF0001 |
| (×) 32-field[127:96]     (                                   | 2147549188                       | ? )                  |                | 2147549188                       |
| (×) 32-field[95:64]     (                                    | 2147549187                       | ? X                  |                | 2147549187                       |
| (×) 32-field[63:32]     (                                    | 2147418114                       | ? )                  |                | 2147418114                       |
| (×) 32-field[31:0]     (                                     | 2147418113                       | ? )                  |                | 2147418113                       |
|  | F009700BF0077008F0037005FFFFFFFF |                      |                | F009700BF0077008F0037005FFFFFFF  |
| (×) 32-field[127:96]     (x) 32-field[127:96]                | 4027150347                       |                      |                | 4027150347                       |
| (x) 32-field[95:64]     ∴                                    | 4027019272                       |                      |                | 4027019272                       |
| (x) 32-field[63:32]     ∴                                    | 4026757125                       | $ \longrightarrow  $ |                | 4026757125                       |
|  |                                  |                      | Max = FFFFFFFF |                                  |
| (×) 32-field[31:0]     (                                     | FFFFFFF                          |                      |                | FFFFFFF                          |
| лг wback_flag  | 1                                |                      |                |                                  |

out\_PORTD[32-fields] 
$$\leftarrow$$
 Unsigned (in\_PORT1[32-fields] + in\_PORT2[32-fields]) out\_PORTD[127:96]  $\leftarrow$  Unsigned (in\_PORT1[127:96] + in\_PORT2[127:96]) 
$$\boxed{4027150347} = 1879601159 + 2147549188$$
 out\_PORTD[31:0]  $\leftarrow$  Unsigned (in\_PORT1[31:0] + in\_PORT2[31:0]) 
$$\boxed{4294967295} < 4026691585 + 2147418113$$

# CNT1H - Count 1s in Halfword

# **Description:**

Count 1s in each packed 16-bit halfword of the contents of register rs1. The results are placed into corresponding slots in register rd.

# Instruction:

| 24      | 23 | 22       | 25 | 14  |      | 10 | 9   | 5 | 4  | 0 |
|---------|----|----------|----|-----|------|----|-----|---|----|---|
| 11      |    | 00000011 |    | rs2 |      |    | rs1 |   | rd |   |
| Opcode: |    |          |    |     |      |    |     |   |    |   |
| 5       |    |          |    |     | 4 3  |    |     |   |    | 0 |
| 11      |    |          |    |     | 0011 |    |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{out\_PORTD}[16\text{-low}] \leftarrow \text{Count1s}\big(\text{in\_PORT1}[16\text{-low}]\big) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 8 separate 16-bit low in each 128-bit register

# Verification:

| Signal name  | Value                            | . 40 |  |
|--|----------------------------------|------|--|
| <b>∄ ™</b> opcode  | 33                               | 32 🗶 | 33   |
| 11   |                                  |      | 11   |
| <b>⊕</b> (x) function  | 3                                | 2    | 3  |
| <b>⊞ J</b> in_immed  | 4                                |      | 4  |
|  | 700870077006700570047003F0027001 |      | 700870077006700570047003F0027001             |
| <b>⊞</b> (×) 16-low[111:96]  | 011100000000111                  |      | 0 <mark>111</mark> 00000000 <mark>111</mark> |
| <b>⊞</b> (×) 16-low[79:64]   | 011100000000101                  |      | 0111 <mark>000000000<mark>101</mark></mark>  |
| (×) 16-low[47:32]     (  | 011100000000011                  |      | 0111000000000011                             |
| (×) 16-low[15:0]     (   | 011100000000001                  |      | 0 <mark>111</mark> 00000000 <mark>001</mark> |
| Jur in_PORT2   |                                  |      |  |
|  | 00040006000500050004000500050004 |      | 0004000600050005000400050004                 |
| (×) 16-low[111:96]     (x) ± ( | 6                                |      | 6  |
| <b>⊕</b> (×) 16-low[79:64]   | 5                                |      | 5  |
| (×) 16-low[47:32]     ∴  | 5                                |      | 5  |
| (×) 16-low[15:0]     (15:0)  | 4                                | -1 X | 4  |
| <b>лг</b> wback_flag   | 1                                |      |  |

# AHS – Add Halfword Saturated

# **Description:**

Packed 16-bit halfword signed addition with saturation of the contents of registers rs1 and rs2.

# **Instruction:**


| 24      | 23 | 22       | 25 | 14  |      | 10 | 9   | 5 | 4  | 0 |
|---------|----|----------|----|-----|------|----|-----|---|----|---|
| 11      |    | 00000100 |    | rs2 |      |    | rs1 |   | rd |   |
| Opcode: |    |          |    |     |      |    |     |   |    |   |
| 5       |    |          |    |     | 4 3  |    |     |   |    | 0 |
| 11      |    |          |    |     | 0100 | )  |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{out\_PORTD}[16\text{-low}] \leftarrow \text{SignedSaturate} \big( \text{in\_PORT2}[16\text{-low}] + \text{in\_PORT1}[16\text{-low}] \big) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 8 separate 16-bit low in each 128-bit register

### Verification:



out\_PORTD[16-low] 
$$\leftarrow$$
 Unsigned (in\_PORT1[16-low] + in\_PORT2[16-low]) out\_PORTD[111:96]  $\leftarrow$  SignedSaturate (in\_PORT1[111:96] + in\_PORT2[111:96]) 
$$\boxed{28683} = 28679 + 4$$
 out\_PORTD[31:0]  $\leftarrow$  Unsigned (in\_PORT1[47:32] + in\_PORT2[47:32]) 
$$\boxed{32767} < 28675 + 32754$$

# OR – Bitwise Logical OR

# Description:

Logical OR the contents of registers rs1 and rs2.

Instruction:

| 24      | 23 | 22       | 25 | 14  | 1    | 0 9 | 5 | 4  | 0 |
|---------|----|----------|----|-----|------|-----|---|----|---|
| 11      |    | 00000101 |    | rs2 |      | rs  | 1 | rd |   |
| Opcode: |    |          |    |     |      |     |   |    |   |
| 5       |    |          |    |     | 4 3  |     |   |    | 0 |
| 11      |    |          |    |     | 0101 |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{out\_PORTD} \leftarrow \text{in\_PORT2} \lor \text{in\_PORT1} \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

# Verification:

| Signal name          | Value                            | 80 · · 82 · · 84 · · 86 · · 88 · · 90 · |  |
|----------------------|----------------------------------|---|--|
| <b>⊞ л</b> opcode    | 35                               | 34 / 35                                 |  |
| 11                   |                                  | 11                                      |  |
| (x) function  (x)    | 5                                | 4 ) 5                                   |  |
| <b>⊞</b>             | 0004                             | 9004                                    |  |
| <u>III. In_PORT1</u> | 700870077006700570047003F0027001 | 7008700770067005                        |  |
| ☐ JJ in_PORT2        | 000000000000000FFFFFFFFFFFF      | 000000000000 <del>FFFFFFFFFFF</del>     |  |
| <u> </u>             | 7008700770067005FFFFFFFFFFFFFF   | 7008700770067005FFFFFFFFFFF             |  |
| лг wback_flag        | 1                                |   |  |

# BCW - Broadcast Word

# Description:

Broadcast the leftmost 32-bit word of register rs1 to each of the four 32-bit words of register rd.

# **Instruction:**

| 24      | 23 | 22       | 25 | 14  | 10   | 9   | 5 | 4  | 0 |
|---------|----|----------|----|-----|------|-----|---|----|---|
| 11      |    | 00000110 |    | rs2 |      | rs1 |   | rd |   |
| Opcode: |    |          |    |     |      |     |   |    |   |
| 5       |    |          |    |     | 4 3  |     |   |    | 0 |
| 11      |    |          |    |     | 0110 |     |   |    |   |

# Operation:

$$\begin{split} \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ \text{out\_PORTD}[32\text{-fields}] \leftarrow \text{in\_PORT1}[127\text{:96}] \\ \\ \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 4 separate 32-bit fields in each 128-bit register

# Verification:

| Signal name                                   | Value                            | . 100 | 102 104 106 108 110              |
|---|----------------------------------|-------|----------------------------------|
| <b>⊞ л</b> opcode                             | 36                               | 35    | 36                               |
| 11  |                                  |       | 11                               |
| (x) function                                  | 6                                | 5     | 6                                |
| ⊕ лг in_immed                                 | 0004                             |       | 0004                             |
|   | 700870077006700570047003F0027001 |       | 700870077006700570047003F0027001 |
| (×) 32-field[127:96]     (x) 32-field[127:96] | 1879601159                       |       | 1879601159                       |
| ⊞ лг in_PORT2                                 |                                  |       |                                  |
|   | 70087007700870077008700770087007 |       | 700870077008700770087007         |
| (×) 32-field[127:96]     (x) 32-field[127:96] | 1879601159                       |       | 1879601159                       |
| (×) 32-field[95:64]     (×) 32-field[95:64]   | 1879601159                       |       | 1879601159                       |
| (x) 32-field[63:32]     (x) 32-field[63:32]   | 1879601159                       | -1 X  | 1879601159                       |
| (x) 32-field[31:0]     (x) 32-field[31:0]     | 1879601159                       | -1 X  | 1879601159                       |
| ☐ wback_flag                                  | 1                                |       |                                  |

# MAXWS - Max Signed Word

# **Description:**

For each of the four 32-bit word slots, place the maximum signed value between rs1 and rs2 in register rd.

# Instruction:

| 24      | 23 | 22       | 25 | 14  | 10   | 9   | 5 | 4  | 0 |
|---------|----|----------|----|-----|------|-----|---|----|---|
| 11      |    | 00000111 |    | rs2 |      | rs1 |   | rd |   |
| Opcode: |    |          |    |     |      |     |   |    |   |
| 5       |    |          |    |     | 4 3  |     |   |    | 0 |
| 11      |    |          |    |     | 0111 |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{out\_portD}[31\text{-fields}] \leftarrow \text{SignedMin}\big(\text{in\_PORT2}[32\text{-fields}], \text{in\_PORT1}[32\text{-fields}]\big) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 4 separate 32-bit fields in each 128-bit register

# Verification:

| <i>c</i> : 1   | V.1                              | 120  | 122 124 126 128 130              |
|--|----------------------------------|------|----------------------------------|
| Signal name  | Value                            |      |                                  |
| <b>∄ №</b> opcode  | 37                               | 36 🗴 | 37                               |
| 11   |                                  |      | 11                               |
| ⊕ (x) function   | 7                                | 6 🗎  | 7                                |
| <b>∄ J</b> J in_immed  | 0004                             |      | 0004                             |
|  | 700870077006700570047003F0027001 |      | 700870077006700570047003F0027001 |
| (×) 32-field[127:96]     ∴   | 1879601159                       |      | 1879601159                       |
| (×) 32-field[95:64]     (×) 32-field[95:64]  | 1879470085                       |      | 1879470085                       |
| (×) 32-field[63:32]     (  | 1879339011                       |      | 1879339011                       |
| (×) 32-field[31:0]     (x) (x) (x) (x) (x) (x) (x) (x) (x)   | -268275711                       |      | -268275711                       |
|  | 80010004800100037FFF00027FFF0001 | X    | 80010004800100037FFF00027FFF0001 |
| (×) 32-field[127:96]     (     (×) 32-field[127:96]  | -2147418108                      | 7 X  | -2147418198                      |
| (×) 32-field[95:64]     (    (    (     (     (     (     (     (     (     (     (     (     (    ( | -2147418109                      | ? 🗎  | -2147418109                      |
| (×) 32-field[63:32]     (  | 2147418114                       | ? 🗎  | 2147418114                       |
| (×) 32-field[31:0]     (    (     (     (     (     (     (     (     (     (     (     (    ( | 2147418113                       | 7 X  | 2147418113                       |
| <b> J</b> J out_PORTD  | 70087007700670057FFF00027FFF0001 |      | 70087007700670057FFF00027FFF0001 |
| (×) 32-field[127:96]     (x) 32-field[127:96]  | 1879601159                       |      | 1879601159                       |
| (×) 32-field[95:64]     (×) 32-field[95:64]  | 1879470085                       |      | 1879470085                       |
| (×) 32-field[63:32]     (  | 2147418114                       |      | 2147418114                       |
| (×) 32-field[31:0]     (     ( ) 32-field[31:0]  | 2147418113                       |      | 2147418113                       |
| <b>™</b> wback_flag  | 1                                |      |                                  |

# MINWS - Min Signed Word

# Description:

For each of the four 32-bit word slots, place the minimum signed value between rs1 and rs2 in register rd.

# Instruction:

| 24      | 23 | 22       | 25 | 14  | 10   | 9   | 5 | 4  | 0 |
|---------|----|----------|----|-----|------|-----|---|----|---|
| 11      |    | 00001000 |    | rs2 |      | rs1 |   | rd |   |
| Opcode: |    |          |    |     |      |     |   |    |   |
| 5       |    |          |    |     | 4 3  |     |   |    | 0 |
| 11      |    |          |    |     | 1000 |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{out\_PORTD}[31\text{-fields}] \leftarrow \text{SignedMin}\big(\text{in\_PORT2}[32\text{-fields}], \text{in\_PORT1}[32\text{-fields}]\big) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates on 4 separate 32-bit fields in each 128-bit register

# Verification:

| Signal name                                   | Value                            | 140  | 142 144 146 148 150              |
|---|----------------------------------|------|----------------------------------|
| <b>⊕ J</b> opcode                             | 38                               | 37 🗶 | 38                               |
| 11  |                                  |      | 11                               |
| ⊕ (x) function                                | 8                                | 7 X  | 8                                |
| <b>⊞ J</b> J in_immed                         | 0004                             |      | 0004                             |
| <b>⊞ л</b> in_PORT1                           | 700870077006700570047003F0027001 |      | 700870077006700570047003F0027001 |
| ⊕ (x) 32-field[127:96]                        | 1879601159                       |      | 1879601159                       |
| (x) 32-field[95:64]     (x) 32-field[95:64]   | 1879470085                       |      | 1879470085                       |
|   | 1879339011                       |      | 1879339011                       |
| ⊕ (x) 32-field[31:0]                          | -268275711                       |      | -268275711                       |
| <b>⊞</b> лг in_PORT2                          | 80010004800100037FFF00027FFF0001 |      | 80010004800100037FFF00027FFF0001 |
| (x) 32-field[127:96]     (x) 32-field[127:96] | -2147418108                      |      | -2147418108                      |
| (x) 32-field[95:64]     (x) 32-field[95:64]   | -2147418109                      |      | -2147418109                      |
| (x) 32-field[63:32]     ∴                     | 2147418114                       |      | 2147418114                       |
| (x) 32-field[31:0]     (x) 32-field[31:0]     | 2147418113                       |      | 2147418113                       |
| <b>I</b> J out_PORTD                          | 800100048001000370047003F0027001 |      | 800100048001000370047003F0027001 |
| (x) 32-field[127:96]     (x) 32-field[127:96] | -2147418108                      |      | -2147418108                      |
| (x) 32-field[95:64]     (x) 32-field[95:64]   | -2147418109                      |      | -2147418109                      |
| (x) 32-field[63:32]     ∴                     | 1879339011                       |      | 1879339011                       |
| (x) 32-field[31:0]     (x) 32-field[31:0]     | -268275711                       |      | -268275711                       |
| <b>™</b> wback_flag                           | 1                                |      |                                  |

# MLHU – Multiple Low Unsigned

# **Description:**

The 16 rightmost bits of each of the four 32-bit slots in register rs1 are multiplied by the 16 rightmost bits of the corresponding 32-bit slots in register rs2, treating both operands as unsigned. The four 32-bit products are placed into the corresponding slots of register rd.

# **Instruction:**


| 24      | 23 | 22       | 25 | 14  | 10   | 9   | 5 | 4  | 0 |
|---------|----|----------|----|-----|------|-----|---|----|---|
| 11      |    | 00001001 |    | rs2 |      | rs1 |   | rd |   |
| Opcode: |    |          |    |     |      |     |   |    |   |
| 5       |    |          |    |     | 4 3  |     |   |    | 0 |
| 11      |    |          |    |     | 1001 |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{out\_portD}[31\text{-fields}] \leftarrow \text{UnsignedMult}\big(\text{in\_PORT1}[16\text{-fields}], \text{in\_PORT2}[16\text{-fields}]\big) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates 8 separate 16-bit fields in each 128-bit register

# Verification:



# MLHU – Multiple Low by constant Unsigned

# **Description:**

The 16 rightmost bits of each of the four 32-bit slots in register rs1 are multiplied by a 5-bit value in the rs2 field of the instruction, treating both operands as unsigned. The four 32-bit products are placed into the corresponding slots of register rd.

# **Instruction:**

| 24      | 23 | 22       | 25 | 14  | 10   | 9   | 5 | 4  | 0 |
|---------|----|----------|----|-----|------|-----|---|----|---|
| 11      |    | 00001010 |    | rs2 |      | rs1 |   | rd |   |
| Opcode: |    |          |    |     |      |     |   |    |   |
| 5       |    |          |    | 4   | : 3  |     |   |    | 0 |
| 11      |    |          |    |     | 1010 |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_immed} \leftarrow \text{ZeroExtend}(\text{rs2}) \\ & \text{out\_portD}[31\text{-fields}] \leftarrow \text{UnsignedMult}\big(\text{in\_PORT1}[16\text{-fields}], \text{in\_immed}\big) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates 4 separate 16-bit fields in each 128-bit register

# Verification:



# AND – Bitwise Logical And

# Description:

Logical AND the contents of registers rs1 and rs2.

# Instruction:

| 24      | 23 | 22       | 25 | 14  | 10   | 9   | 5 | 4  | 0 |
|---------|----|----------|----|-----|------|-----|---|----|---|
| 11      |    | 00001011 |    | rs2 |      | rs1 |   | rd |   |
| Opcode: |    |          |    |     |      |     |   |    |   |
| 5       |    |          |    |     | 4 3  |     |   |    | 0 |
| 11      |    |          |    |     | 1011 |     |   |    |   |

# Operation:

$$\begin{split} \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ \text{out\_portD}[31\text{-fields}] \leftarrow \text{in\_PORT2} \land \text{in\_PORT1} \\ \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ \text{wback\_flag} \leftarrow 1 \end{split}$$

# Verification:

| Signal name          | Value                            | . 200       |  |  |  |  |  |  |  |  |
|----------------------|----------------------------------|-------------|--|--|--|--|--|--|--|--|
| <b>⊕ л</b> opcode    | 3B                               | 3A X        | 3B   |  |  |  |  |  |  |  |
| 11                   |                                  |             | 11   |  |  |  |  |  |  |  |
| ⊕ (x) function       | В                                | A X         | В  |  |  |  |  |  |  |  |
| <b>⊞ л</b> in_immed  | 20                               |             |  |  |  |  |  |  |  |  |
|                      |                                  | 29          |  |  |  |  |  |  |  |  |
| <u>III. In_PORT1</u> | 80010004800100037FFF00027FFF0001 |             | 8001000480010003 <mark>7FFF00027FFF0001</mark> |  |  |  |  |  |  |  |
| <b>⊞</b> лг in_PORT2 | 00000000000000FFFFFFFFFFFF       | $\square$   | 00000000000000 <mark>FFFFFFFFFFFF</mark>       |  |  |  |  |  |  |  |
|                      | 000000000000007FFF00027FFF0001   | $\square$ X | 00000000000000 <mark>7FFF00027FFF0001</mark>   |  |  |  |  |  |  |  |
| <b>™</b> wback_flag  | 1                                |             |  |  |  |  |  |  |  |  |

# CLZW – Count Leading Zeros in Words

# **Description:**

For each of the four 32-bit word slots in register rs1, count the number of zero bits to the left of the first "1". If the word slot in register rs1 is zero, the result is 32. The four results are placed into the corresponding 32-bit word slots in register rd.

# **Instruction:**

| 24      | 23 | 22       | 25 | 14  | •    | 10 | 9   | 5 | 4  | 0 |
|---------|----|----------|----|-----|------|----|-----|---|----|---|
| 11      |    | 00001100 |    | rs2 |      |    | rs1 |   | rd |   |
| Opcode: |    |          |    |     |      |    |     |   |    |   |
| 5       |    |          |    |     | 4 3  |    |     |   |    | 0 |
| 11      |    |          |    |     | 1100 |    |     |   |    |   |

# Operation:

$$\begin{split} \text{in\_PORT1} \leftarrow \text{FILE[rs1]} \\ \text{out\_portD[31-fields]} \leftarrow \text{CLZ}_{32} \big( \text{in\_PORT1[32-field]} \big) \\ \text{FILE[rd]} \leftarrow \text{out\_PORTD}, \\ \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates 4 separate 32-bit field in each 128-bit register)

# Verification:



# ROTW – Rotate Bits in Word

# **Description:**

The contents of each 32-bit field in register rs1 are rotated to the right according to the value of the 5 least significant bits of the corresponding 32-bit field in register rs2. The results are placed in register rd. Bits rotated out of the right end of each word are rotated in on the left end of the same 32-bit word field.


| Instruction: |    |          |    |     |      |     |   |    |   |
|--------------|----|----------|----|-----|------|-----|---|----|---|
| 24           | 23 | 22       | 25 | 14  | 10   | 9   | 5 | 4  | 0 |
| 11           |    | 00001101 |    | rs2 |      | rs1 |   | rd |   |
| Opcode:      |    |          |    |     |      |     |   |    |   |
| 5            |    |          |    | 4   | 3    |     |   |    | 0 |
| 11           |    |          |    |     | 1101 |     |   |    |   |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{int\_var} \leftarrow \text{Unsigned}(\text{in\_PORT2}[\text{5-low}]) \text{ mod } 32 \\ & \text{out\_portD}[\text{31-fields}] \leftarrow \text{RotateRight}(\text{in\_PORT1}[\text{32-field}, \text{int\_var}) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates 4 separate 5-bit low to the corresponding 32-bit word fields in each 128-bit register

# Verification:



# SFWU – Subtract from Word Unsigned

# **Description:**

Packed 32-bit word unsigned subtract of the contents of rs1 from rs2 (rd = rs2 - rs1).

| _ | _ |    |      |    |    |    |    |   |  |
|---|---|----|------|----|----|----|----|---|--|
|   | n | st | - 10 | 11 | 01 | ŀi | _  | n |  |
|   |   |    |      |    |    |    | ., |   |  |

| 24      | 23 | 22       | 25 | 14  | 10                                      | 9   | 5 4 | )          |
|---------|----|----------|----|-----|---|-----|-----|------------|
| 11      |    | 00001110 |    | rs2 |   | rs1 | rd  |            |
| Opcode: |    |          |    |     | 4 0                                     |     |     | _          |
| h       |    |          |    |     | / · · · · · · · · · · · · · · · · · · · |     | •   | / <b>)</b> |

1110

# Operation:

11

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{out\_portD}[31\text{-fields}] \leftarrow \text{Unsigned}\big(\text{in\_PORT2}[32\text{-fields}] - \text{in\_PORT1}[32\text{-fields}]\big) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

Operates 4 separate 32-bit fields in each 128-bit register

# Verification:

| Signal name  | Value                            |    | 260.032            | . 260.096                        |
|--|----------------------------------|----|--------------------|----------------------------------|
| <b>∄ J</b> opcode  | 3E                               | 3D | X                  | 3E                               |
| 11   |                                  |    |                    | 11                               |
| (×) function   | E                                | D  | X                  | E                                |
| <b>∄ J</b> in_immed  | 20                               |    |                    | 20                               |
|  | 700870077006700570047003F0027001 |    | X                  | 700870077006700570047003F0027001 |
|  | 1879601159                       |    | x                  | 1879601159                       |
| (x) 32-field[95:64]     (x) 32-field[95:64]  | 1879470085                       |    | X                  | 1879470085                       |
| ⊕ (x) 32-field[63:32]  | 1879339011                       |    | X                  | 1879339011                       |
| (×) 32-field[31:0]     (   | 4026691585                       |    | X                  | 4026691585                       |
|  | 80010004800100037FFF00027FFF0001 |    | X                  | 80010004800100037FFF00027FFF0001 |
| (×) 32-field[127:96]     (   | 2147549188                       |    | X                  | 2147549188                       |
| (×) 32-field[95:64]     (  | 2147549187                       |    | X                  | 2147549187                       |
| (×) 32-field[63:32]     (  | 2147418114                       | 1  | X                  | 2147418114                       |
| <b>⊞</b> (x) 32-field[31:0]  | 2147418113                       | 0  | x                  | 2147418113                       |
|  | 0FF88FFD0FFA8FFE0FFA8FFF0000000  |    | X                  | 0FF88FFD0FFA8FFE0FFA8FFF00000000 |
| (x) 32-field[127:96]     ∴   | 267948029                        |    | X                  | 267948029                        |
| (×) 32-field[95:64]     (    (     (     (     (     (     (     (     (     (     (     (    (     (     (     (     (     (     (     (     (     (     (    ( | 268079102                        |    | X                  | 268079102                        |
| (x) 32-field[63:32]     ∴  | 268079103                        |    | X                  | 268079103                        |
| <b>⊞</b> (x) 32-field[31:0]  | 0                                |    | unsigned saturated | 0                                |
| <b>лг</b> wback_flag   | 1                                |    |                    |                                  |

# SFHS – Subtract from Halfword Saturated

# **Description:**

Packed 16-bit halfword signed subtraction with saturation of the contents of rs1 from rs2 (rd = rs2 - rs1).

# **Instruction:**

| 24      | 23 22  | 25 14   | 10 9 | 5 4 | 0 |
|---------|--------|---------|------|-----|---|
| 11      | 000011 | l11 rs2 | rs1  | rd  |   |
| Opcode: |        |         |      |     |   |

### opeode.


| 5 4 | 3 0  |
|-----|------|
| 11  | 1111 |

# Operation:

$$\begin{split} & \text{in\_PORT1} \leftarrow \text{FILE}[\text{rs1}] \\ & \text{in\_PORT2} \leftarrow \text{FILE}[\text{rs2}] \\ & \text{out\_portD}[31\text{-fields}] \leftarrow \text{SignedSaturate}\big(\text{in\_PORT2}[16\text{-fields}] - \text{in\_PORT1}[16\text{-fields}]\big) \\ & \text{FILE}[\text{rd}] \leftarrow \text{out\_PORTD}, \\ & \text{wback\_flag} \leftarrow 1 \end{split}$$

operates 8 separate 16-bit fields in each 128-bit register)

# Verification:



# NOP - No Operation

# **Description:**

Instruction does not write anything to the register file.

# **Instruction:**

| 24      | 23 | 22       | 25 | 14  | 10 | 9   | 5 | 4  | 0 |
|---------|----|----------|----|-----|----|-----|---|----|---|
| 11      |    | 00000000 |    | rs2 |    | rs1 |   | rd |   |
| Opcode: |    |          |    |     |    |     |   |    |   |


| 5 4 | 3 0  |
|-----|------|
| 11  | 0000 |

# Operation:

$$wback\_flag \leftarrow 0$$


No operation performed. The value from the previous instruction is held in out\_PORTD, producing no new output or register update.

# Verification:



# 4 Appendix

# 4.1 File Structure



# 4.2 Source File: constant\_package/numeric\_var

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
5 package numeric_var is
7 -----INSTRUCTION_FIELD_CONSTANT -----
                             : integer := 16;
  constant IMMEDIATE_LENGTH
                       : integer := 3;
  constant INDEX_LENGTH
9
                          : integer := 6;
   constant OPCODE_LENGTH
10
  constant INSTRUCTION_LENGTH
11
                            : integer := 25;
12
13 -----REGISTER_FILE_CONSTANT------
                     : integer := 16;
  constant VALUE16
14
15 constant ADDRESS_LENGTH
                         : integer := 5;
   constant REGISTER_LENGTH
                           : integer := 128;
16
17 end package;
```

# 4.3 Source File: mmu\_alu.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4 use work.numeric_var.all;
5 use work.load_immediate.all;
6 use work.saturate_math.all;
7 use work.rest_instruction.all;
10 entity MMU_ALU is
11
   port (
               : in std_logic_vector(OPCODE_LENGTH-1 downto 0);
12
    opcode
13
   in_PORT3 : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
14
    in_PORT2 : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
in_PORT1 : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
15
16
17
    in_immed : in std_logic_vector(IMMEDIATE_LENGTH-1 downto 0);
18
19
     in_d_ptr : in std_logic_vector(ADDRESS_LENGTH-1 downto 0);
20
    out_PORTD : out std_logic_vector(REGISTER_LENGTH-1 downto 0);
21
22
     out_d_ptr : out std_logic_vector(ADDRESS_LENGTH-1 downto 0);
     wback_flag : out std_logic
23
24
    );
25 end entity;
27 architecture behavior of MMU_ALU is
28 begin
   main : process(
29
      opcode,
       in_PORT3, in_PORT2, in_PORT1, in_immed,
31
32
      in_d_ptr
      )
    begin
34
      out_d_ptr <= in_d_ptr;
35
      case opcode(OPCODE_LENGTH-1 downto OPCODE_LENGTH-2) is
36
         when "00" | "01" =>
37
38
           LDI_memory(
                            --ref. procedure_package/load_immediate.vhd
            opcode,
39
             in_PORT3.
40
             in_immed,
41
42
43
             out_PORTD,
             wback_flag
          );
45
46
         when "10" =>
47
          STM_main(
                          --ref. procedure_package/saturate_math.vhd
48
             opcode,
```

```
in_PORT3,
                in_PORT2,
51
52
                in_PORT1,
53
                out_PORTD,
54
                wback_flag
56
57
58
          when "11" =>
59
             RSI_{main}(
                               --ref. procedure_package/rest_instruction.vhd
60
               opcode,
                in_PORT2,
61
               in_PORT1,
62
               in_immed,
64
65
                out_PORTD,
66
               wback_flag
67
68
          when others =>
69
             out_PORTD <= (others => '0');
out_d_ptr <= (others => '0');
wback_flag <= '0';</pre>
70
71
72
73
        end case;
     end process;
75 end architecture;
```

# 4.4 Source File: procedure\_package/load\_immediate.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4 use work.numeric_var.all;
6 package load_immediate is
     procedure LDI_memory(
8
       signal opcode : in std_logic_vector(OPCODE_LENGTH-1 downto 0);
9
       signal in_PORT3 : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
signal in_immed : in std_logic_vector(IMMEDIATE_LENGTH-1 downto 0);
11
12
       signal out_PORTD : out std_logic_vector(REGISTER_LENGTH-1 downto 0);
13
       signal wback_flag : out std_logic
14
    );
16 end package load_immediate;
17
18 package body load_immediate is
19
20
     procedure LDI_memory (
       signal opcode : in std_logic_vector(OPCODE_LENGTH-1 downto 0);
21
                          : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
: in std_logic_vector(IMMEDIATE_LENGTH-1 downto 0);
       signal in_PORT3
22
23
       signal in_immed
24
       signal out_PORTD : out std_logic_vector(REGISTER_LENGTH-1 downto 0);
25
       signal wback_flag : out std_logic
26
27
28
       variable low_bit
                              : integer;
       variable high_bit
                              : integer;
       variable temp_out
                             : std_logic_vector(REGISTER_LENGTH-1 downto 0);
30
31
       temp_out := in_PORT3;
32
       low_bit := to_integer(unsigned(opcode(2 downto 0))) * VALUE16;
33
      high_bit := low_bit + VALUE16;
       temp_out(high_bit-1 downto low_bit) := in_immed;
35
36
       out_PORTD <= temp_out;</pre>
       wback_flag <= '1';
38
39
    end procedure;
40 end package body load_immediate;
```

### 4.5 Source File: procedure\_package/saturated\_math.vhd

```
1 library ieee:
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4 use work.numeric_var.all;
5 use work.signed_asm.all;
7 package saturate_math is
    procedure STM_main(
                      : in std_logic_vector(OPCODE_LENGTH-1 downto 0);
9
      signal opcode
       signal in_PORT3
                         : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
10
      signal in_PORT2 : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
11
                         : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
12
      signal in_PORT1
       signal out_PORTD : out std_logic_vector(REGISTER_LENGTH-1 downto 0);
14
15
      signal wback_flag : out std_logic
16
    );
17 end package saturate_math;
19 package body saturate_math is
    procedure STM_main (
                      : in std_logic_vector(OPCODE_LENGTH-1 downto 0);
      signal opcode
      signal in_PORT3 : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
signal in_PORT2 : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
22
23
      signal in_PORT1 : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
24
25
26
       signal out_PORTD : out std_logic_vector(REGISTER_LENGTH-1 downto 0);
      signal wback_flag : out std_logic
27
28
    ) is
      variable ret32
                         : std_logic_vector(31 downto 0);
                         : std_logic_vector(63 downto 0);
      variable ret64
30
      variable temp_out : std_logic_vector(REGISTER_LENGTH-1 downto 0);
31
32
      variable wback_var : std_logic := '1';
    begin
33
      case opcode(2 downto 0) is
34
35
         when "000" =>
36
           for i in 3 downto 0 loop --low 16-bit integer mult-add
             mult 16(
38
               in_PORT3(16*(i*2+1)-1 downto 16*(i*2)),
39
               in_PORT2(16*(i*2+1)-1 downto 16*(i*2)),
40
               ret32
41
42
             );
43
             add_32(
               in_PORT1(16*(i*2+2)-1 downto 16*(i*2)),
44
45
               ret32,
               temp_out(16*(i*2+2)-1 downto 16*(i*2))
46
             );
47
48
           end loop;
49
         when "001" =>
50
51
           for i in 3 downto 0 loop --high 16-bit integer mult-add
52
             mult 16(
               in_PORT3(16*(i*2+2)-1 downto 16*(i*2+1)),
               in_PORT2(16*(i*2+2)-1 downto 16*(i*2+1)),
54
55
               ret32
             );
56
             add 32(
57
58
               in_PORT1(16*(i*2+2)-1 downto 16*(i*2)),
59
               temp_out(16*(i*2+2)-1 downto 16*(i*2))
60
             );
61
           end loop;
62
63
         when "010" =>
64
           for i in 3 downto 0 loop --low 16-bit integer mult-sub
65
66
             mult_16(
               in_PORT3(16*(i*2+1)-1 downto 16*(i*2)),
67
               in_PORT2(16*(i*2+1)-1 downto 16*(i*2)),
68
70
             );
71
             sub_32(
```

```
in_PORT1(16*(i*2+2)-1 downto 16*(i*2)),
73
                ret32.
74
                temp_out(16*(i*2+2)-1 downto 16*(i*2))
              );
75
76
           end loop:
77
         when "011" =>
78
79
           for i in 3 downto 0 loop --high 16-bit integer mult-sub
80
              mult_16(
                in_PORT3(16*(i*2+2)-1 downto 16*(i*2+1)),
81
82
                in_PORT2(16*(i*2+2)-1 downto 16*(i*2+1)),
83
               ret32
84
              sub_32(
85
                in_PORT1(16*(i*2+2)-1 downto 16*(i*2)),
86
87
                ret32,
                temp_out(16*(i*2+2)-1 downto 16*(i*2))
88
              );
89
90
            end loop;
91
         when "100" =>
92
93
           for i in 1 downto 0 loop --low 32-bit integer mult-add
              mult_32(
94
95
                in_PORT3(32*(i*2+1)-1 downto 32*(i*2)),
                in_PORT2(32*(i*2+1)-1 downto 32*(i*2)),
96
                ret64
97
              );
98
99
              add_64(
                in_PORT1(32*(i*2+2)-1 downto 32*(i*2)),
100
101
                ret64,
102
                temp_out(32*(i*2+2)-1 downto 32*(i*2))
103
              );
            end loop;
104
105
          when "101" =>
106
           for i in 1 downto 0 loop --high 32-bit integer mult-add
107
108
              mult_32(
109
                in_PORT3(32*(i*2+2)-1 downto 32*(i*2+1)),
                in_PORT2(32*(i*2+2)-1 downto 32*(i*2+1)),
110
111
                ret64
112
              );
              add_64(
113
114
                in_PORT1(32*(i*2+2)-1 downto 32*(i*2)),
115
                temp_out(32*(i*2+2)-1 downto 32*(i*2))
116
             );
117
           end loop;
118
119
          when "110" =>
120
           for i in 1 downto 0 loop --low 32-bit integer mult-sub
121
122
              mult 32(
                in_PORT3(32*(i*2+1)-1 downto 32*(i*2)),
123
                in_PORT2(32*(i*2+1)-1 downto 32*(i*2)),
124
125
                ret64
              );
126
              sub_64(
127
128
                in_PORT1(32*(i*2+2)-1 downto 32*(i*2)),
129
                ret64.
                temp_out(32*(i*2+2)-1 downto 32*(i*2))
130
             );
131
            end loop;
132
133
134
          when "111" =>
           for i in 1 downto 0 loop --high 32-bit integer mult-sub
135
136
              mult_32(
137
                in_PORT3(32*(i*2+2)-1 downto 32*(i*2+1)),
                in_PORT2(32*(i*2+2)-1 downto 32*(i*2+1)),
138
139
               ret64
              ):
140
141
              sub_64(
                in_PORT1(32*(i*2+2)-1 downto 32*(i*2)),
142
                ret64,
143
144
                temp_out(32*(i*2+2)-1 downto 32*(i*2))
```

```
145
              );
            end loop;
146
147
          when others =>
148
            wback_var := '0';
149
        end case;
150
          wback_flag <= wback_var;
152
          out_PORTD <= temp_out;</pre>
153
     end procedure;
154 end package body saturate_math;
```

## 4.6 Source File: procedure\_package/rest\_instruction.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4 use work.numeric_var.all;
5 use work.unsigned_asm.all;
6 use work.signed_asm.all;
8 package rest_instruction is
9
    procedure RSI_main(
                      : in std_logic_vector(OPCODE_LENGTH-1 downto 0);
       signal opcode
                       : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
       signal in_PORT2
11
       signal in_PORT1
                         : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
      signal in_immed
                         : in std_logic_vector(IMMEDIATE_LENGTH-1 downto 0);
14
       signal out_PORTD : out std_logic_vector(REGISTER_LENGTH-1 downto 0);
      signal wback_flag : out std_logic
16
    );
17
18 end package;
19
20 package body rest_instruction is
    procedure RSI_main(
                        : in std_logic_vector(OPCODE_LENGTH-1 downto 0);
22
         signal opcode
        signal in_PORT2 : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
signal in_PORT1 : in std_logic_vector(REGISTER_LENGTH-1 downto 0);
23
24
      signal in_immed : in std_logic_vector(IMMEDIATE_LENGTH-1 downto 0);
25
26
         signal out_PORTD : out std_logic_vector(REGISTER_LENGTH-1 downto 0);
27
28
         signal wback_flag : out std_logic
29
        variable temp_out
                             : std_logic_vector(REGISTER_LENGTH-1 downto 0);
30
         variable int_var
                             : integer := 0;
         variable unsign16
                              : unsigned(15 downto 0);
32
                             : std_logic_vector(15 downto 0);
         variable vector16
33
         variable vector32
                             : std_logic_vector(31 downto 0);
         variable wback_var : std_logic := '1';
35
36
         case opcode(3 downto 0) is
37
             when "0000" => --no operation
38
           wback_var := '0';
39
40
41
             when "0001" => --shift right halfword immediate
42
                 int_var := to_integer(unsigned(in_immed(3 downto 0)));
43
                 for i in 0 to 7 loop
44
                      unsign16 := unsigned(in_PORT1(16*(i+1)-1 downto i*16));
45
                     unsign16 := shift_right(unsign16, int_var);
46
47
                      temp_out(16*(i+1)-1 downto i*16) := std_logic_vector(unsign16);
                 end loop;
48
49
             when "0010" => --add word unsigned
50
51
                 for i in 0 to 3 loop
52
                     add_32_unsigned(
                          in_PORT2(32*(i+1)-1 downto i*32),
                          in_PORT1(32*(i+1)-1 downto i*32),
54
                          temp_out(32*(i+1)-1 downto i*32)
                     );
56
                 end loop;
57
58
```

```
when "0011" => --count 1s in halfword
59
                  for i in 0 to 7 loop
60
61
                       vector16 := in_PORT1(16*(i+1)-1 downto i*16);
                       int_var := 0;
62
                      for j in 0 to 15 loop
63
                           if vector16(j) = '1' then
64
                               int_var := int_var + 1;
65
66
                           end if;
67
                       end loop;
                       temp\_out(16*(i+1)-1 \ downto \ i*16) \ := \ std\_logic\_vector(to\_unsigned(int\_var,
68
                            16));
                  end loop;
69
70
              when "0100" => --add halfword saturated
71
                  for i in 0 to 7 loop
72
73
                       add_16(
                           in_PORT2(16*(i+1)-1 downto i*16),
74
75
                           in_PORT1(16*(i+1)-1 downto i*16),
76
                           temp_out(16*(i+1)-1 downto i*16)
77
                      );
78
                  end loop;
79
              when "0101" => --bitwise logical or
80
81
                  temp_out := in_PORT2 or in_PORT1;
82
              when "0110" => --broadcast word
83
84
                  for i in 0 to 3 loop
                       temp_out(32*(i+1)-1 downto i*32) := in_PORT1(REGISTER_LENGTH-1 downto
85
                          REGISTER_LENGTH -32);
                  end loop;
86
87
88
              when "0111" => -- max signed word
                  for i in 0 to 3 loop
89
                      if signed(in_PORT2(32*(i+1)-1 downto i*32)) > signed(in_PORT1(32*(i+1)-1
90
                           downto i*32)) then
                          temp_out(32*(i+1)-1 downto i*32) := in_PORT2(32*(i+1)-1 downto i*32);
91
92
                       else
93
                          temp_out(32*(i+1)-1 downto i*32) := in_PORT1(32*(i+1)-1 downto i*32);
94
                       end if;
95
                  end loop;
96
              when "1000" => --min signed word
97
98
                  for i in 0 to 3 loop
                       if signed(in_PORT2(32*(i+1)-1 downto i*32)) < signed(in_PORT1(32*(i+1)-1
99
                           downto i*32)) then
100
                          temp_out(32*(i+1)-1 downto i*32) := in_PORT2(32*(i+1)-1 downto i*32);
                       else
                         temp_out(32*(i+1)-1 downto i*32) := in_PORT1(32*(i+1)-1 downto i*32);
                       end if;
                  end loop;
104
              when "1001" => --multiply low unsigned
106
                  for i in 0 to 3 loop
107
108
                      {\tt mult\_16\_unsigned} (
                in_PORT1(16*(i*2+1)-1 downto 16*(i*2)),
109
                           in_PORT2(16*(i*2+1)-1 downto 16*(i*2)),
110
                           temp_out(32*(i+1)-1 downto 32*i)
111
                      );
112
113
                  end loop;
114
          when "1010" => --multiply low by constant unsigned
115
116
              for i in 0 to 3 loop
117
              mult_16_unsigned(
                in_PORT1(16*(i*2+1)-1 downto 16*(i*2)),
118
                "0000000000" & in_immed(4 downto 0),
119
                temp_out(32*(i+1)-1 downto 32*i)
120
              );
121
122
            end loop;
123
124
              when "1011" => --bitwise logical and
                  temp_out := in_PORT2 and in_PORT1;
125
126
              when "1100" => --count leading zeroes in words
127
```

```
for i in 0 to 3 loop
128
                       vector32 := in_PORT1(32*(i+1)-1 downto i*32);
130
                       int_var := 0;
              if unsigned(vector32) = 0 then
131
132
                int_var := 0;
              else
133
                         for bit_index in 31 downto 0 loop
134
135
                             if vector32(bit_index) = '0' then
136
                                 int_var := int_var + 1;
137
138
                                 exit:
                             end if;
139
140
                         end loop;
              end if;
                       temp_out(32*(i+1)-1 downto i*32) := std_logic_vector(to_unsigned(int_var,
142
                            32));
                  end loop;
143
144
              when "1101" => --rotate bits in word
145
                  for i in 0 to 3 loop
146
                       vector32 := in_PORT1(32*(i+1)-1 downto i*32);
147
148
                       int_var := to_integer(unsigned(in_PORT2(32*(i+1)-27-1 downto i*32))) mod
149
                       if int_var = 0 then
                           temp_out(32*(i+1)-1 downto 32*i) := vector32;
150
                           temp_out(32*(i+1)-1 downto 32*i) := vector32(int_var-1 downto 0) &
152
                               vector32(31 downto int_var);
                       end if:
                  end loop;
154
155
156
              when "1110" => --subtract from word unsigned
                  for i in 0 to 3 loop
157
                       sub_32_unsigned(
158
                           in_PORT2(32*(i+1)-1 downto 32*i),
159
                           in_PORT1(32*(i+1)-1 downto 32*i),
160
                           temp_out(32*(i+1)-1 downto 32*i)
161
                       );
162
163
                  end loop;
164
165
              when "1111" => --subtract from halfword saturated
                  for i in 0 to 7 loop
166
167
                       sub_16(
                           in_PORT2(16*(i+1)-1 downto 16*i),
168
                           in_PORT1(16*(i+1)-1 downto 16*i),
169
                           temp_out(16*(i+1)-1 downto 16*i)
170
                       );
171
172
                  end loop;
173
              when others =>
174
            wback_var := '0';
175
176
          end case;
          if wback_var = '1' then
177
178
              out_PORTD <= temp_out;</pre>
179
          end if;
180
          wback_flag <= wback_var;
     end procedure;
182
183 end package body rest_instruction;
```

# 4.7 Source File: procedure\_package/bit\_arithmetic/unsigned.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 package unsigned_asm is
6 procedure mult_16_unsigned(
7 a16, b16 : in std_logic_vector(15 downto 0); -- 32 bits or half-long
8 ret32 : out std_logic_vector(31 downto 0));
```

```
procedure add_32_unsigned(
      a32, b32 : in std_logic_vector(31 downto 0);
11
      ret32 : out std_logic_vector(31 downto 0));
12
13
14
    procedure sub_32_unsigned(
      a32, b32 : in std_logic_vector(31 downto 0);
ret32 : out std_logic_vector(31 downto 0));
16
17
18 end package unsigned_asm;
19
20 package body unsigned_asm is
    constant MAX_32_unsigned : unsigned(31 downto 0) := (others => '1');
21
    constant MIN_32_unsigned : unsigned(31 downto 0) := (others => '0');
22
   ----Unsigned-Multiple_16-bits-----
24 -
25
   procedure mult_16_unsigned(
     a16, b16 : in std_logic_vector(15 downto 0); -- 32 bits or half-long
26
      ret32 : out std_logic_vector(31 downto 0)
27
28
29
     variable prod : unsigned(31 downto 0);
30
    begin
    prod := unsigned(a16) * unsigned(b16);
31
      ret32 := std_logic_vector(prod);
32
33
   end procedure;
35 ----Unsigned-Addition_32-bits-----
   procedure add_32_unsigned(
36
37
      a32, b32 : in std_logic_vector(31 downto 0);
      ret32 : out std_logic_vector(31 downto 0)
38
39
      variable sum : unsigned(32 downto 0);
40
41
        sum := unsigned('0' & a32) + unsigned('0' & b32);
43
        if sum(32) = '1' then
44
            ret32 := std_logic_vector(MAX_32_UNSIGNED);
45
46
            ret32 := std_logic_vector(sum(31 downto 0));
47
48
        end if;
49
    end procedure;
50
51 ----Unsigned-Subtraction_32-bits-----
52
   procedure sub_32_unsigned(
      a32, b32 : in std_logic_vector(31 downto 0);
ret32 : out std_logic_vector(31 downto 0)
53
54
     variable diff : unsigned(32 downto 0);
56
57
    begin
      diff := unsigned('0' & a32) - unsigned('0' & b32);
59
        if diff(32) = '1' then
60
            ret32 := std_logic_vector(MIN_32_UNSIGNED);
61
62
        else
            ret32 := std_logic_vector(diff(31 downto 0));
63
        end if;
64
65
    end procedure;
66 end package body unsigned_asm;
```

# 4.8 Source File: procedure\_package/bit\_arithmetic/signed.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 package signed_asm is
6  procedure mult_16(
7  a16, b16 : in std_logic_vector(15 downto 0);
8  ret32 : out std_logic_vector(31 downto 0));
9
10 procedure mult_32(
11  a32, b32 : in std_logic_vector(31 downto 0);
```

```
12
     ret64 : out std_logic_vector(63 downto 0));
13
    procedure add_16(
14
     a16, b16 : in std_logic_vector(15 downto 0);
15
      ret16 : out std_logic_vector(15 downto 0));
16
17
    procedure sub_16(
18
19
      a16, b16 : in std_logic_vector(15 downto 0);
20
      ret16
            : out std_logic_vector(15 downto 0));
21
    procedure add_32(
22
     a32, b32 : in std_logic_vector(31 downto 0); ret32 : out std_logic_vector(31 downto 0));
23
24
    procedure sub_32(
26
27
     a32, b32 : in std_logic_vector(31 downto 0);
      ret32 : out std_logic_vector(31 downto 0));
28
29
    procedure add_64(
30
31
     a64, b64 : in std_logic_vector(63 downto 0);
     ret64 : out std_logic_vector(63 downto 0));
32
33
    procedure sub_64(
34
35
    a64, b64 : in std_logic_vector(63 downto 0);
      ret64 : out std_logic_vector(63 downto 0));
36
37
38 end package signed_asm;
39
40 package body signed_asm is
  constant MAX16 : signed(15 downto 0) := not(shift_left(to_signed(1, 16), 15));
    constant MIN16 : signed(15 downto 0) := shift_left(to_signed(1, 16), 15);
42
43
    constant MAX32 : signed(31 downto 0) := not(shift_left(to_signed(1, 32), 31));
   constant MIN32 : signed(31 downto 0) := shift_left(to_signed(1, 32), 31);
    constant MAX64 : signed(63 downto 0) := not(shift_left(to_signed(1, 64), 63));
45
    constant MIN64 : signed(63 downto 0) := shift_left(to_signed(1, 64), 63);
46
47
48 ----Multiple_16-bits-----
   procedure mult_16(
49
50
     a16, b16 : in std_logic_vector(15 downto 0);
51
     ret32 : out std_logic_vector(31 downto 0)
52
    ) is
     variable a_s, b_s : signed(15 downto 0);
53
54
     variable prod
                      : signed(31 downto 0);
55
    begin
     a_s := signed(a16);
56
     b_s := signed(b16);
     prod := a_s * b_s;
58
59
      ret32 := std_logic_vector(prod);
    end procedure;
61
62
63 ----Multiple_32-bits------
64 procedure mult_32(
    a32, b32 : in std_logic_vector(31 downto 0);
65
      ret64 : out std_logic_vector(63 downto 0)
66
67
    ) is
      variable prod : signed(63 downto 0);
    begin
69
    prod := signed(a32) * signed(b32);
70
     ret64 := std_logic_vector(prod);
71
    end procedure;
72
73
74 ----Addition_16-bits------
75
   procedure add_16(
     a16, b16 : in std_logic_vector(15 downto 0);
77
      ret16 : out std_logic_vector(15 downto 0)
    ) is
78
79
      variable sum : signed(16 downto 0);
80
    begin
      sum := resize(signed(a16), 17) + resize(signed(b16), 17);
81
82
     if sum > resize(MAX16, 17) then
83
       ret16 := std_logic_vector(MAX16);
```

```
elsif sum < resize(MIN16, 17) then</pre>
85
        ret16 := std_logic_vector(MIN16);
86
87
       else
       ret16 := std_logic_vector(sum(15 downto 0));
88
80
       end if:
     end procedure;
90
91
92 ----Subtraction_16-bits-----
93
    procedure sub_16(
      a16, b16 : in std_logic_vector(15 downto 0);
94
95
      ret16
             : out std_logic_vector(15 downto 0)
96
    ) is
      variable sum : signed(16 downto 0);
97
    begin
98
      sum := resize(signed(a16), 17) - resize(signed(b16), 17);
99
100
101
      if sum < resize(MIN16, 17) then
        ret16 := std_logic_vector(MIN16);
102
103
       elsif sum > resize(MAX16, 17) then
104
        ret16 := std_logic_vector(MAX16);
       else
105
106
        ret16 := std_logic_vector(sum(15 downto 0));
      end if;
107
108
    end procedure;
109
110 ---- Addition_32-bits-----
   procedure add_32(
111
      a32, b32 : in std_logic_vector(31 downto 0);
112
      ret32 : out std_logic_vector(31 downto 0)
113
114
      variable sum : signed(32 downto 0);
115
116
    begin
      sum := resize(signed(a32), 33) + resize(signed(b32), 33);
117
118
      if sum > resize(MAX32, 33) then
119
        ret32 := std_logic_vector(MAX32);
120
      elsif sum < resize(MIN32, 33) then</pre>
121
122
       ret32 := std_logic_vector(MIN32);
123
       else
124
       ret32 := std_logic_vector(sum(31 downto 0));
125
      end if;
    end procedure;
126
127
128 ----Subtraction_32-bits------
   procedure sub_32(
129
      a32, b32 : in std_logic_vector(31 downto 0);
130
      ret32 : out std_logic_vector(31 downto 0)
131
    ) is
132
      variable diff : signed(32 downto 0);
133
134
    begin
       diff := resize(signed(a32), 33) - resize(signed(b32), 33);
135
136
      if diff < resize(MIN32, 33) then</pre>
137
138
        ret32 := std_logic_vector(MIN32);
       elsif diff > resize(MAX32, 33) then
139
140
        ret32 := std_logic_vector(MAX32);
141
        ret32 := std_logic_vector(diff(31 downto 0));
142
143
      end if;
144
     end procedure;
145
146
147 -----Addition_64-bits------
148
    procedure add_64(
      a64, b64 : in std_logic_vector(63 downto 0);
      ret64 : out std_logic_vector(63 downto 0)
150
    ) is
151
152
      variable sum : signed(64 downto 0);
153
    begin
154
       sum := resize(signed(a64), 65) + resize(signed(b64), 65);
155
     if sum > resize(MAX64, 65) then
156
       ret64 := std_logic_vector(MAX64);
```

```
158
       elsif sum < resize(MIN64, 65) then</pre>
        ret64 := std_logic_vector(MIN64);
159
160
       else
        ret64 := std_logic_vector(sum(63 downto 0));
161
162
       end if:
163
     end procedure;
164
165 ----Subtraction_64-bits-----
166
   procedure sub_64(
      a64, b64 : in std_logic_vector(63 downto 0);
167
       ret64
             : out std_logic_vector(63 downto 0)
168
169
      variable diff : signed(64 downto 0);
170
171
172
173
       diff := resize(signed(a64), 65) - resize(signed(b64), 65);
174
       if diff < resize(MIN64, 65) then</pre>
175
176
        ret64 := std_logic_vector(MIN64);
       elsif diff > resize(MAX64, 65) then
177
178
        ret64 := std_logic_vector(MAX64);
179
       else
        ret64 := std_logic_vector(diff(63 downto 0));
180
181
       end if;
182
    end procedure;
183 end package body signed_asm;
```

### 4.9 Test-Bench File: test\_bench/mmu\_LDI\_tb.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4 use work.numeric_var.all;
5 use work.all;
7 entity mmu_LDI_tb is
8 end mmu_LDI_tb;
9
10 architecture test_bench of mmu_LDI_tb is
     -- Inputs to ALU
11
                          : std_logic_vector(OPCODE_LENGTH-1 downto 0);
12
      signal opcode
                         : std_logic_vector(REGISTER_LENGTH-1 downto 0);
: std_logic_vector(REGISTER_LENGTH-1 downto 0);
13
      signal in_PORT3
      signal in_PORT2
14
      signal in_PORT1
                         : std_logic_vector(REGISTER_LENGTH-1 downto 0);
                         : std_logic_vector(IMMEDIATE_LENGTH-1 downto 0);
16
      signal in_immed
      signal in_d_ptr
                          : std_logic_vector(ADDRESS_LENGTH-1 downto 0);
17
      -- Outputs ALU
19
      signal out_PORTD
                         : std_logic_vector(REGISTER_LENGTH-1 downto 0);
20
      signal out_d_ptr : std_logic_vector(ADDRESS_LENGTH-1 downto 0);
21
      signal wback_flag : std_logic;
22
23
24
    constant period: time := 20ns;
25
      -- Helper: Convert std_logic_vector ? hex string (portable)
26
27
      function slv_to_hex(slv : std_logic_vector) return string is
28
      variable num_nibbles : integer := (slv'length + 3) / 4;
            variable padded_slv : std_logic_vector(num_nibbles * 4 - 1 downto 0);
30
             variable result
                                : string(1 to num_nibbles);
             variable nibble_val : integer;
32
33
    begin
         -- Pad MSBs with zeros if not multiple of 4 bits
         padded_slv := (others => '0');
35
         padded_slv(slv'length - 1 downto 0) := slv;
36
37
        for i in 0 to num_nibbles - 1 loop
38
39
          nibble_val := to_integer(unsigned(padded_slv((i+1)*4 - 1 downto i*4)));
          case nibble_val is
40
          when 0 => result(num_nibbles - i) := '0';
41
          when 1 => result(num_nibbles - i) := '1';
42
```

```
when 2 => result(num_nibbles - i) := '2';
          when 3 => result(num_nibbles - i) := '3';
44
          when 4 => result(num_nibbles - i) := '4';
45
         when 5 => result(num_nibbles - i) := '5';
46
                 => result(num_nibbles - i) := '6';
47
          when 6
                 => result(num_nibbles - i) := '7';
          when 7
         when 8 => result(num_nibbles - i) := '8';
49
         when 9 => result(num_nibbles - i) := '9';
50
51
          when 10 => result(num_nibbles - i) := 'A';
          when 11 => result(num_nibbles - i) := 'B';
52
          when 12 => result(num_nibbles - i) := 'C';
53
          when 13 => result(num_nibbles - i) := 'D';
54
          when 14 => result(num_nibbles - i) := 'E';
55
          when 15 => result(num_nibbles - i) := 'F';
          when others => result(num_nibbles - i) := 'X';
57
58
        end case;
59
     end loop;
      return result;
60
61
    end function;
62
63 begin
    UUT : entity work.MMU_ALU
65
66
     port map(
67
         opcode
                     => opcode,
68
         in_PORT3
69
                    => in_PORT3,
          in_PORT2
                     => in_PORT2,
70
                    => in_PORT1,
         in_PORT1
71
          in_immed
                    => in_immed,
72
         in_d_ptr
                    => in_d_ptr,
73
74
         out_PORTD
                    => out_PORTD,
75
          out_d_ptr
                     => out_d_ptr,
76
          wback_flag => wback_flag
77
     );
78
79
    -- stimulus process
81
    stim_proc : process
82
84 -- load_immediate TEST w/ indexing
85 -----
      in_immed <= x"DEAD";</pre>
86
      in_d_ptr <= b"00000";
87
       in_PORT3 <= (others => '0');
89
an.
    -- TEST: opcode = 0--000
          opcode <= std_logic_vector(to_unsigned(0, OPCODE_LENGTH));</pre>
92
93
          wait for period;
         assert out_PORTD(15 downto 0) = x"DEAD"
94
      report "Test failed: 000000, out_PORTD = x" & slv_to_hex(out_PORTD)
95
          severity error;
96
97
98
     ______
     -- TEST: opcode = 0--001
100
101
         opcode <= std_logic_vector(to_unsigned(1, OPCODE_LENGTH));</pre>
102
          wait for period;
          assert out_PORTD(31 downto 16) = x"DEAD"
103
             report "Test failed: 000001, out_PORTD = x" & slv_to_hex(out_PORTD)
104
             severity error;
105
106
     ______
107
    -- TEST: opcode = 0--110
108
    _____
109
          opcode <= std_logic_vector(to_unsigned(6, OPCODE_LENGTH));</pre>
110
          wait for period;
111
          assert out_PORTD(111 downto 96) = x"DEAD"
112
             report "Test failed: 100110, out_PORTD = x" & slv_to_hex(out_PORTD)
113
114
              severity error;
115
```

```
116
     -- TEST: opcode = 0--111
117
118
           opcode <= std_logic_vector(to_unsigned(7, OPCODE_LENGTH));</pre>
119
120
           wait for period;
           assert out_PORTD(127 downto 112) = x"DEAD"
               report "Test failed: 100111, out_PORTD = x" & slv_to_hex(out_PORTD)
122
                severity error;
123
124
           report "TEST COMPLETED: load_immediate w/ indexing" severity warning;
125
     end process;
126
127 end test_bench;
```

### 4.10 Test-Bench File: test\_bench/mmu\_STM\_tb.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4 use work.numeric_var.all;
5 use work.all;
7 entity mmu_STM_tb is
8 end mmu_STM_tb;
10 architecture test_bench of mmu_STM_tb is
      -- Inputs to ALU
11
                         : std_logic_vector(OPCODE_LENGTH-1 downto 0);
12
      signal opcode
      signal in_PORT3
                         : std_logic_vector(REGISTER_LENGTH-1 downto 0);
                        : std_logic_vector(REGISTER_LENGTH-1 downto 0);
      signal in_PORT2
14
                         : std_logic_vector(REGISTER_LENGTH-1 downto 0);
15
      signal in_PORT1
                        : std_logic_vector(IMMEDIATE_LENGTH-1 downto 0);
      signal in_immed
                         : std_logic_vector(ADDRESS_LENGTH-1 downto 0);
      signal in_d_ptr
17
18
      -- Outputs ALU
19
                         : std_logic_vector(REGISTER_LENGTH-1 downto 0);
      signal out_PORTD
20
      signal out_d_ptr : std_logic_vector(ADDRESS_LENGTH-1 downto 0);
21
      signal wback_flag : std_logic;
22
23
    constant period: time := 20ns;
25
      -- Helper: Convert std_logic_vector ? hex string (portable)
26
27
      function slv_to_hex(slv : std_logic_vector) return string is
28
      variable num_nibbles : integer := (slv'length + 3) / 4;
            variable padded_slv : std_logic_vector(num_nibbles * 4 - 1 downto 0);
30
31
            variable result
                                  : string(1 to num_nibbles);
            variable nibble_val : integer;
33
    begin
         -- Pad MSBs with zeros if not multiple of 4 bits
34
        padded_slv := (others => '0');
        padded_slv(slv'length - 1 downto 0) := slv;
36
37
        for i in 0 to num_nibbles - 1 loop
38
          nibble_val := to_integer(unsigned(padded_slv((i+1)*4 - 1 downto i*4)));
39
          case nibble_val is
40
          when 0 => result(num_nibbles - i) := '0';
41
          when 1 => result(num_nibbles - i) := '1';
42
                  => result(num_nibbles - i) := '2';
43
          when 3 => result(num_nibbles - i) := '3';
44
          when 4 => result(num_nibbles - i) := '4';
45
          when 5
                  => result(num_nibbles - i) := '5';
46
                  => result(num_nibbles - i) := '6';
47
          when 6
                  => result(num_nibbles - i) := '7';
          when 7
          when 8
                  => result(num_nibbles - i) := '8';
49
          when 9 => result(num_nibbles - i) := '9';
50
51
          when 10 => result(num_nibbles - i) := 'A';
          when 11 => result(num_nibbles - i) := 'B';
52
          when 12 => result(num_nibbles - i) := 'C';
53
          when 13 => result(num_nibbles - i) := 'D';
54
          when 14 => result(num_nibbles - i) := 'E';
55
          when 15 => result(num_nibbles - i) := 'F';
```

```
when others => result(num_nibbles - i) := 'X';
       end case;
58
59
     end loop;
60
     return result:
61
   end function;
62
63
64 begin
65
   UUT : entity work.MMU_ALU
    port map(
66
       opcode
                 => opcode,
67
       in_PORT3
                => in_PORT3,
68
       in_PORT2 => in_PORT2,
69
       in_PORT1 => in_PORT1,
       in_immed
                => in_immed,
71
72
       in_d_ptr
                 => in_d_ptr,
73
       out_PORTD => out_PORTD,
out_d_ptr => out_d_ptr,
74
75
       wback_flag => wback_flag
76
     );
77
78
   -- Stimulus process
79
80
   stim_proc : process
81
   begin
82 -----
83 -- saturate_math TEST w/overflow and underflow checks
84 ---
     in_immed <= x"DEAD":</pre>
85
     in_d_ptr <= b"00000";
     in_PORT3 <= x"000100020003000470057006F0077008";
87
     in_PORT2 <= x"000800070006000570047003F0027001";</pre>
88
     in_PORT1 <= x"000000000000007FFF00007FFF0000";
89
90
91
     -- TEST: Opcode 10-000
92
93
     ______
     opcode <= "100000";
94
95
     wait for period;
     96
        report "Test failed: 100000, out_PORTD = x" & slv_to_hex(out_PORTD)
         severity error;
98
99
100
     -- TEST: Opcode 10-001
101
                       -----
102
        opcode <= "100001";
103
104
         wait for period;
         105
            report "Test failed: 100001, out_PORTD = x" & slv_to_hex(out_PORTD)
106
107
            severity error;
108
    ______
109
    -- TEST: Opcode 10-010
110
111
     112
     opcode <= "100010";
113
114
     wait for period;
     assert out_PORTD = x"FFFFFFFEC8000000080000000"
115
        report "Test failed: 100010, out_PORTD = x" & slv_to_hex(out_PORTD)
116
         severity error;
117
118
119
120
   -- TEST: Opcode 10-011
                      _____
121
        opcode <= "100011";
122
123
         wait for period;
124
         assert out_PORTD = x"FFFFFFFFFFEE8000000080000000"
            report "Test failed: 100011, out_PORTD = x" & slv_to_hex(out_PORTD)
125
126
            severity error;
127
    ______
128
   -- TEST: Opcode 10-100
129
```

```
130
    in_PORT1 <= x"000000000000007FFF00007FFF0000";
131
    opcode <= "100100";
132
    wait for period;
133
    134
      report "Test failed: 100100, out_PORTD = x" & slv_to_hex(out_PORTD)
135
      severity error;
136
137
138
                 -- TEST: Opcode 10-101
139
                    -----
140
       opcode <= "100101";
141
149
       wait for period;
       report "Test failed: 100101, out_PORTD = x" & slv_to_hex(out_PORTD)
144
145
          severity error;
146
147
   -- TEST: Opcode 10-110
148
149
    150
    opcode <= "100110";
    wait for period;
152
153
    report "Test failed: 100110, out_PORTD = x" & slv_to_hex(out_PORTD)
154
       severity error;
156
157
   -- TEST: Opcode 10-111
158
                   _____
    opcode <= "100111";
160
161
    wait for period;
    162
       report "Test failed: 100111, out_PORTD = x" & slv_to_hex(out_PORTD)
163
164
       severity error;
165
166
    report "TEST COMPLETED: saturate_math w/o saturating" severity warning;
   end process;
167
168 end test_bench;
```

## 4.11 Test-Bench File: test\_bench/mmu\_RSI\_tb.vhd

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4 use work.numeric_var.all;
5 use work.all;
7 entity mmu_RSI_tb is
8 end mmu_RSI_tb;
9
10 architecture test_bench of mmu_RSI_tb is
     -- Inputs to ALU
11
                           : std_logic_vector(OPCODE_LENGTH-1 downto 0);
12
      signal opcode
      signal in_PORT3 : std_logic_vector(REGISTER_LENGTH-1 downto 0);
signal in_PORT2 : std_logic_vector(REGISTER_LENGTH-1 downto 0);
      signal in_PORT3
14
      signal in_PORT1 : std_logic_vector(REGISTER_LENGTH-1 downto 0);
15
                           : std_logic_vector(IMMEDIATE_LENGTH-1 downto 0);
: std_logic_vector(ADDRESS_LENGTH-1 downto 0);
16
       signal in_immed
      signal in_d_ptr
17
18
       -- Outputs ALU
19
      signal out_PORTD
                           : std_logic_vector(REGISTER_LENGTH-1 downto 0);
20
       signal out_d_ptr : std_logic_vector(ADDRESS_LENGTH-1 downto 0);
       signal wback_flag : std_logic;
22
23
    constant period: time := 20ns;
25
       -- Helper: Convert std_logic_vector ? hex string (portable)
26
27
      function slv_to_hex(slv : std_logic_vector) return string is
28
       variable num_nibbles : integer := (slv'length + 3) / 4;
```

```
variable padded_slv : std_logic_vector(num_nibbles * 4 - 1 downto 0);
30
             variable result : string(1 to num_nibbles);
variable nibble_val : integer;
31
32
33
         -- Pad MSBs with zeros if not multiple of 4 bits
3.4
         padded_slv := (others => '0');
35
         padded_slv(slv'length - 1 downto 0) := slv;
36
37
38
         for i in 0 to num_nibbles - 1 loop
          nibble_val := to_integer(unsigned(padded_slv((i+1)*4 - 1 downto i*4)));
39
           case nibble_val is
40
           when 0 => result(num_nibbles - i) := '0';
41
           when 1 => result(num_nibbles - i) := '1';
49
           when 2 => result(num_nibbles - i) := '2';
           when 3 => result(num_nibbles - i) := '3';
44
                   => result(num_nibbles - i) := '4';
45
           when 4
           when 5 => result(num_nibbles - i) := '5';
46
           when 6 => result(num_nibbles - i) := '6';
47
                   => result(num_nibbles - i) := '7';
48
           when 7
          when 8 => result(num_nibbles - i) := '8';
49
           when 9 => result(num_nibbles - i) := '9';
50
           when 10 => result(num_nibbles - i) := 'A';
51
           when 11 => result(num_nibbles - i) := 'B';
52
53
           when 12 => result(num_nibbles - i) := 'C';
           when 13 => result(num_nibbles - i) := 'D';
           when 14 => result(num_nibbles - i) := 'E';
55
           when 15 => result(num_nibbles - i) := 'F';
56
57
           when others => result(num_nibbles - i) := 'X';
58
         end case;
      end loop;
59
60
      return result;
61
     end function;
62
63
64 begin
65
    UUT : entity work.MMU_ALU
66
      port map(
         opcode
                     => opcode,
67
68
         in_PORT3
                   => in_PORT3,
         in_PORT2
69
                     => in_PORT2,
         in_PORT1
70
                     => in_PORT1,
                     => in_immed,
71
         in immed
72
         in_d_ptr
                     => in_d_ptr,
73
        out_PORTD => out_PORTD,
74
        out_d_ptr
                     => out_d_ptr,
75
         wback_flag => wback_flag
76
      );
77
78
       -- Clock process
79
80
81
     -- Stimulus process
82
     stim_proc : process
83
    begin
84
85 -----
86 -- rest_instruction TEST
87 -
88
    in_d_ptr <= b"00000";
89
90
      -- TEST: Opcode 110001
91
92
     opcode <= "110001";
03
     in_immed \le x"0004";
     in_PORT2 <=(others => '-');
95
     in_PORT1 <= x"700870077006700570047003F0027001";</pre>
96
97
     wait for period;
     assert out_PORTD = x"0700070007000700070007000F000700"
98
     report "TEST FAIL: 110001, out_PORTD =" & slv_to_hex(out_PORTD)
99
100
     severity error;
101
      -- TEST: Opcode 110010, stauturated
```

```
opcode <= "110010";
104
     in_PORT2 <= x"80010004800100037FFF00027FFF0001";</pre>
105
     in_PORT1 <= x"700870077006700570047003F0027001";</pre>
106
107
     wait for period;
     assert out_PORTD = x"F009700BF0077008F0037005FFFFFFFF"
108
    report "TEST FAIL: 110010, out_PORTD =" & slv_to_hex(out_PORTD)
109
110
    severity error;
111
112
      -- TEST: Opcode 110011
113
114
     opcode <= "110011";
115
    in_PORT2 <= (others => '-');
116
    in_PORT1 <= x"700870077006700570047003F0027001";</pre>
117
118
     wait for period;
    assert out_PORTD = x"00040006000500050004000500050004"
119
    report "TEST FAIL: 110011, out_PORTD =" & slv_to_hex(out_PORTD)
120
121
     severity error;
122
123
124
      -- TEST: Opcode 110100
125
126
    opcode <= "110100";
    in_PORT2 <= x"80010004800100037FFF7FF27FFFFF1";</pre>
127
    in_PORT1 <= x"700870077006800570047003F0027001";</pre>
128
129
     wait for period;
    assert out_PORTD = x"F009700BF00780087FFF7FF70016FF2"
130
    report "TEST FAIL: 110100, out_PORTD =" & slv_to_hex(out_PORTD)
131
     severity error;
132
133
134
135
     -- TEST: Opcode 110101
136
     opcode <= "110101";
137
    in_PORT2 <= x"00000000000000FFFFFFFFFFFFF;
138
    in_PORT1 <= x"700870077006700570047003F0027001";</pre>
139
140
     wait for period;
141
    142
    report "TEST FAIL: 110101, out_PORTD =" & slv_to_hex(out_PORTD)
143
    severity error;
144
145
     ______
      -- TEST: Opcode 110110
146
      ______
147
     opcode <= "110110";
148
    in_PORT2 <= (others => '-');
149
150
     in_PORT1 <= x"700870077006700570047003F0027001";</pre>
151
     wait for period;
    assert out_PORTD = x"70087007700870077008700770087007"
152
    report "TEST FAIL: 110110, out_PORTD =" & slv_to_hex(out_PORTD)
153
154
    severity error;
155
156
      -- TEST: Opcode 110111
157
158
     opcode <= "110111";
159
    in_PORT2 <= x"80010004800100037FFF00027FFF0001";
160
    in_PORT1 <= x"700870077006700570047003F0027001";
161
162
    wait for period;
     assert out_PORTD = x"70087007700670057FFF00027FFF0001"
163
     report "TEST FAIL: 110111, out_PORTD =" & slv_to_hex(out_PORTD)
164
165
    severity error;
166
     ______
167
      -- TEST: Opcode 111000
168
169
170
    opcode <= "111000";
    in_PORT2 <= x"80010004800100037FFF00027FFF0001";
171
     in_PORT1 <= x"700870077006700570047003F0027001";</pre>
172
    wait for period;
173
     assert out_PORTD = x"800100048001000370047003F0027001"
174
     report "TEST FAIL: 111000, out_PORTD =" & slv_to_hex(out_PORTD)
```

```
176
    severity error;
177
178
     -- TEST: Opcode 111001
179
180
      ______
    opcode <= "111001";
181
    in_PORT2 <= x"80010004800100037FFF7FF27FFFFF1";
182
    in_PORT1 <= x"700870077006700570047003F0027001";</pre>
183
184
    wait for period;
    assert out_PORTD = x"0001C01C0001500F37FB5FD66FFA6FF1"
185
    report "TEST FAIL: 111001, out_PORTD =" & slv_to_hex(out_PORTD)
186
187
    severity error:
188
    ______
189
      -- TEST: Opcode 111010
190
191
                    _____
   opcode <= "111010";
192
    in_immed <= x"0014";
193
    in_PORT2 <= (others => '-');
194
    in_PORT1 <= x"80010004800100037FFF00027FFF0001";
195
196
    wait for period;
197
    assert out_PORTD = x"000000500000003C0000002800000014"
    report "TEST FAIL: 111010, out_PORTD =" & slv_to_hex(out_PORTD)
198
199
    severity error;
200
201
202
     -- TEST: Opcode 111011
203
    opcode <= "111011":
204
    in_PORT2 <= x"00000000000000FFFFFFFFFFFFFF;;</pre>
205
    in_PORT1 <= x"80010004800100037FFF00027FFF0001";
206
207
    wait for period;
    assert out_PORTD = x"000000000000007FFF00027FFF0001"
208
    report "TEST FAIL: 111011, out_PORTD =" & slv_to_hex(out_PORTD)
209
210
    severity error;
211
212
    ______
     -- TEST: Opcode 111100
213
214
    opcode <= "111100";
215
216
    in_PORT2 <= (others => '-');
    in_PORT1 <= x"070870071006700570047003F0027001";</pre>
217
218
    wait for period;
    assert out_PORTD = x"00000005000000030000000100000000"
219
    report "TEST FAIL: 111100, out_PORTD =" & slv_to_hex(out_PORTD)
220
    severity error;
221
222
223
    ______
224
     -- TEST: Opcode 111101
225
    opcode <= "111101";
226
    in_PORT2 <= x"FFFFFF10FFFFFF00000000100000000";
227
    in_PORT1 <= x"80010004800100037FFF00027FFF0001";
228
    wait for period;
229
    assert out_PORTD = x"00048001000380013FFF80017FFF0001"
230
231
    report "TEST FAIL: 111101, out_PORTD =" & slv_to_hex(out_PORTD)
232
    severity error;
233
234
    ______
235
     -- TEST: Opcode 111110
      ______
236
    opcode <= "111110";
237
    in_PORT2 <= x"80010004800100037FFF00027FFF0001";
238
    in_PORT1 <= x"700870077006700570047003F0027001";</pre>
230
    wait for period;
    assert out_PORTD = x"0FF88FFD0FFA8FFE0FFA8FFF00000000"
241
    report "TEST FAIL: 111110, out_PORTD =" & slv_to_hex(out_PORTD)
242
243
    severity error;
244
245
    -- TEST: Opcode 111111
246
247
                       _____
   opcode <= "111111";
```

```
in_PORT2 <= x"80010004800100057FFF00067FFF8F01";
   in_PORT1 <= x"70080007780600037004FFF3F0027001";
250
251
    wait for period;
   assert out_PORTD = x"8000FFFD800000020FFB00137FFF8000"
252
   report "TEST FAIL: 111111, out_PORTD =" & slv_to_hex(out_PORTD)
253
254
    severity error;
255
    _____
256
257
     -- TEST: Opcode 110000
     .
258
259 opcode <= "110000";
   in_PORT2 <= (others => '-');
in_PORT1 <= (others => '-');
260
261
262 wait for period;
   assert wback_flag = '0'
report "TEST FAIL: 110000, wback =" & std_logic'image(wback_flag)
263
264
265
   severity error;
266
     report "TEST COMPLETED: rest of the instruction" severity warning;
267
268 end process;
269 end test_bench;
```