
搭建你的数字积木 —数字电路与逻辑设计 (Verilog HDL&Vivado版) — 参考课件PPT

东南大学 & Xilinx大学计划部








Chap.7.数字积木(IP)设计流程

主要内容


▶ IP设计:设计一个四输入与非门IP

> IP调用: IP核在其他工程中例化调用


▶ 创建vivado工程




> 选择工程文件位置以及工程名




▶ 选择第一个RTL project即可




> 选择语言为verilog




> 选择板卡芯片型号




>添加源文件




> 源文件名称




> 可以添加源文件输出管脚,一般默认即可




> 编写源文件




> 源文件综合编译



▶ 创建IP不需要implement, 所以cancel即可




➤ 点击Tools下的Create and Package New IP…创建IP




Xilinx 大学合作部 & 东南大学

➤ 默认next




▶ 选择第一个, 封装当前工程为IP




合作部 & 东南大学

▶ 选择IP文件的位置,后面调用IP要选择此位置




八…… 八学合作部 & 东南大学


> 默认finish完成IP的信息设置



▶ 选择IP的name和display name




▶ 点击review and package, 然后点击Package IP




> 创建成功




▶ 打开要调用IP的工程,然后点击setting下的IP




➤ 点击IP下的Repository在右边添加IP位置




▶添加位置时若弹出以下命令框,则表明是一个正确的IP




▶ IP Catalog打开可以在UserIP下看见创建的IP,或者在命令框搜索IP的名称




➤ 创建Block Design并命名




▶调用刚刚添加到工程的IP




▶ 然后在Block Design中添加Port




> Port命名以及选择输入输出




> 完成以下的连线




▶ 右击Block Design后选择Generate Output Products…




▶ 默认Generate




➤ 右击Block Design后选择Create HDL Wrapper…



▶ 选择第二个将会自动更新IP



>此时完成IP的例化,即可看见Block Design对应的模块,即可进行后续工作







xup@xilinx.com