



US 2010097091A1


(19) **United States**(12) **Patent Application Publication**
Shih et al.(10) **Pub. No.: US 2010/0097091 A1**(43) **Pub. Date: Apr. 22, 2010**(54) **METHODOLOGY FOR BIAS TEMPERATURE
INSTABILITY TEST****Publication Classification**(76) Inventors: **Jiaw-Ren Shih**, Hsin-Chu (TW);
Neeraj Kumar Jha, Baoshan
Township (TW); **Rakesh Ranjan**,
Baoshan Township (TW); **Naresh**
Kumar Emani, Hsin-Chu (TW)(51) **Int. Cl.**
G01R 31/26

(2006.01)

(52) **U.S. Cl.** **324/769**(57) **ABSTRACT**

A method for performing a bias temperature instability test on a device includes performing a first stress on the device. After the first stress, a first measurement is performed to determine a first parameter of the device. After the first measurement, a second stress is performed on the device, wherein only the first parameter is measured between the first stress and the second stress. The method further includes performing a second measurement to determine a second parameter of the device after the second stress. The second parameter is different from the first parameter.

Correspondence Address:

SLATER & MATSIL, L.L.P.**17950 PRESTON ROAD, SUITE 1000**
DALLAS, TX 75252 (US)(21) Appl. No.: **12/252,904**(22) Filed: **Oct. 16, 2008**




Fig. 1 (Prior Art)




Fig. 2 (Prior Art)




Fig. 3 (Prior Art)




Fig. 4 (Prior Art)




Fig. 5




Fig. 6




Fig. 7




Fig. 8

METHODOLOGY FOR BIAS TEMPERATURE INSTABILITY TEST

TECHNICAL FIELD

[0001] This invention relates generally to integrated circuits, and more particularly, to the determination of the behavior of integrated circuits under bias temperature instability stress.

BACKGROUND

[0002] Reliability-related issues of integrated circuits have existed for decades. In the past, bias temperature instability (BTI, often known for negative bias temperature instability (NBTI) when related to PMOS devices) related issues have had a significant impact on designs of integrated circuits. To predict the behavior and the reliability of integrated circuits, simulation program with integrated circuit emphasis (SPICE) aging models need to be established, which requires BTI tests to be performed in order to collect data from integrated circuit devices.

[0003] The most commonly used parameters in the BTI tests are saturation drain current (I_{dsat}) degradation ΔI_{dsat} , linear drain current (I_{dlin}) degradation ΔI_{dlin} , and threshold voltage (V_t) degradation ΔV_t , which are indications as to how devices degrade with high-temperature stress and voltage stress. FIG. 1 illustrates a conventional scheme for measuring one of the parameters, for example, ΔI_{dsat} . The Y-axis represents the BTI degradation, which may be the percentage of the I_{dsat} reduction caused by stresses applied to a device. The X-axis represents the stress time. After each of the stresses, the parameter of interest is measured. It is noted that at the time the parameter is measured, the device recovers partially from the stress (note the drop of the dots), and hence the I_{dsat} degradation ΔI_{dsat} is reduced. Using the method illustrated in FIG. 1, only one parameter, such as I_{dsat} degradation ΔI_{dsat} , can be measured.

[0004] To establish the aging model, however, ΔI_{dsat} , ΔI_{dlin} , and ΔV_t are all required. Therefore, all of these three parameters need to be measured, preferably from a same device since the three parameters are highly correlated. FIG. 2 illustrates a second methodology for measuring the three parameters. After a period of stress time, ΔI_{dsat} is measured, followed by the measurement of other parameters. In the illustrated example, an I-V sweep is performed, so that ΔI_{dlin} and ΔV_t can be extracted. However, it is noted that during the time ΔI_{dsat} , ΔI_{dlin} , and ΔV_t are measured, the device continuously recovers from the previous stress. Therefore, the value of ΔI_{dsat} actually represents a different degradation value of the device than the values of ΔI_{dlin} and ΔV_t . For example, at the time ΔI_{dsat} is measured, the device may be degraded by 5 percent, while when ΔI_{dlin} and ΔV_t are measured, the device has recovered to a degradation level of only 4 percent. Therefore, the measured ΔI_{dsat} , ΔI_{dlin} , and ΔV_t values cannot reflect the real correlation between these parameters. The incorrectly reflected correlation will adversely affect the SPICE aging model established from these measurement results.

[0005] The results obtained using the method shown in FIG. 2 are shown in FIG. 3, which illustrates ΔI_{dsat} and ΔI_{dlin} as functions of stress time. FIG. 3 reveals several drawbacks in the conventional BTI test methodology. First, it is found that circles, which are measured ΔI_{dsat} values, are greater than the squares, which are measured ΔI_{dlin} values.

These results conflict with the practical situation, in which the ΔI_{dsat} values should always be less than the ΔI_{dlin} values. Second, the slope (n) of ΔI_{dsat} is 0.13, which is significantly different from the slope of ΔI_{dlin} (0.17). This also conflicts with the practical situation, in which the slopes of the ΔI_{dsat} values and the ΔI_{dlin} values should be substantially the same.

[0006] In FIG. 3, the incorrect result that ΔI_{dsat} values are greater than the ΔI_{dlin} is a consequence of measuring ΔI_{dsat} values before measuring ΔI_{dlin} and ΔV_t values. If, however, ΔI_{dlin} and ΔV_t values are measured before ΔI_{dsat} , ΔI_{dsat} values will be less than the ΔI_{dlin} values. This indicates that the measurement errors have dominated the measurement in the conventional BTI test methodology.

[0007] FIG. 4 illustrates threshold voltage degradation ΔV_t as a function of stress time. It is noticed that the extracted slope is 0.217, which is also significantly different from the slopes of ΔI_{dsat} and ΔI_{dlin} . Again, this conflicts with the real situation, in which the slope of ΔV_t should be substantially equal to the slopes of ΔI_{dsat} and ΔI_{dlin} . A new measurement methodology is thus required to overcome the above-discussed problems and provide a more accurate modeling.

SUMMARY OF THE INVENTION

[0008] In accordance with one aspect of the present invention, a method for performing a bias temperature instability test on a device includes performing a first stress on the device. After the first stress, a first measurement is performed to determine a first parameter of the device. After the first measurement, a second stress is performed on the device, wherein only the first parameter is measured between the first stress and the second stress. A second measurement is performed to determine a second parameter of the device after the second stress. The second parameter is different from the first parameter.

[0009] In accordance with another aspect of the present invention, a method for performing a bias temperature instability test includes providing a device and performing a first stress on the device. After the first stress, a first measurement is performed to determine a first parameter of the device. The first parameter is selected from the group consisting essentially of a saturation current degradation, a linear current degradation, and a threshold voltage degradation. The method further includes, after the first measurement, performing a second stress on the device. After the second stress, a second measurement is performed to determine a second parameter of the device. The second parameter is selected from the group and is different from the first parameter. Throughout an entirety of the bias temperature instability test, no more than one parameter is measured between any two consecutive stresses.

[0010] In accordance with yet another aspect of the present invention, a method for performing a bias temperature instability test includes providing a transistor; and performing stresses on the transistor. A saturation current degradation of the transistor between a first pair of consecutive stresses is measured. A linear current degradation of the transistor between a second pair of consecutive stresses is measured. A threshold voltage degradation of the transistor between a third pair of consecutive stresses is measured. Between either of the first, the second, and the third pairs of consecutive stresses, no more than one of the saturation current degradation, the linear current degradation, and the threshold voltage degradation is measured.

[0011] The advantageous features of the present invention include reduced stress recovery time in the stress test, so that the correlation between the tested parameters is preserved.

BRIEF DESCRIPTION OF THE DRAWINGS

[0012] For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

[0013] FIG. 1 illustrates a conventional bias temperature instability test scheme, wherein only one parameter is measured;

[0014] FIG. 2 illustrates another conventional bias temperature instability test scheme, wherein three parameters are measured;

[0015] FIGS. 3 and 4 are the results obtained using the test scheme shown in FIG. 2;

[0016] FIG. 5 illustrates an embodiment of the present invention, wherein only one of a plurality of parameters is tested between any two consecutive stresses;

[0017] FIG. 6 illustrates exemplary I-V curves obtained before and after stresses, which are used for determining threshold voltage degradation ΔV_t ; and

[0018] FIGS. 7 and 8 are the results obtained using the test scheme shown in FIG. 5.

DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

[0019] The making and using of the presently preferred embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.

[0020] A novel bias temperature instability (BTI) test methodology is provided. In the following discussion, saturation drain current degradation ΔI_{dsat} (also referred to as I_{dsat} degradation hereinafter), linear drain current degradation ΔI_{dlin} (also referred to as I_{dlin} degradation), and threshold voltage degradation ΔV_t (also referred to as V_t degradation) are used as examples to explain the concept of the present invention. However, the teaching of the present invention is readily applicable to the measurement of the degradation of other correlated parameters. Also, transistors are used as exemplary test devices, although the embodiments of the present invention can also be applied to the measurement of other types of devices including, but not limited to NMOS-FET, High Voltage (HV) devices, and the like.

[0021] FIG. 5 illustrates an exemplary test scheme of the present invention, wherein BTI degradation is illustrated as a function of time. The test device is a transistor (not shown) having a gate, a drain, and a source. The Y-axis represents the BTI degradation, which may be represented using I_{dsat} degradation ΔI_{dsat} in percentage, I_{dlin} degradation ΔI_{dlin} in percentage, and/or threshold voltage degradation ΔV_t in percentage. The X-axis represents time. In an exemplary embodiment, the X-axis is in log scale.

[0022] In the beginning (time T_0) of a BTI test, a first I-V sweep is performed. In an embodiment, the first I-V sweep is performed by applying a fixed drain voltage, and sweeping gate voltage from 0V to VCC, so that the corresponding I-V curve is obtained. An exemplary I-V curve is shown in FIG. 6

as line 10. After the first I-V sweep, a first stress is performed, in which the corresponding test device is stressed at an elevated temperature, for example, 125° C. A non-zero gate voltage may be applied to the gate of the test device during the first stress and subsequent stresses of the BTI test. During the first stress and the subsequent stresses, the degradation of the test devices continues, as shown by the increase in the Y-value of the dots.

[0023] After the first stress, a first measurement is performed to measure a first parameter, for example, I_{dsat} degradation ΔI_{dsat} , although the first parameter may also be I_{dlin} degradation ΔI_{dlin} or V_t degradation ΔV_t . The first measurement starts at time T_1 and ends at time T_1' . Throughout the description, the terms “measure” and “measurement” are used to refer to the actions for determining ΔI_{dsat} , ΔI_{dlin} , or ΔV_t , and may refer to measuring these parameters directly, or determining these parameters by measuring I_{dsat} , I_{dlin} , and V_t , respectively, and calculating ΔI_{dsat} , ΔI_{dlin} , and ΔV_t by calculating the differences of these parameters between the currently measured values and the values measured before the stresses. It is realized that during the test time ΔT_1 , the degradation recovery occurs, as shown by the dropping of the dots in FIG. 5. To reduce the recovery effect, the test time ΔT_1 , which equals to $(T_1' - T_1)$, is preferably as short as possible. As is known in the art, the test time ΔT_1 is related to the capability of the equipment used for the test, and may be as short as milliseconds. However, longer time may be needed. Since the degree of the recovery is related to the test time ΔT_1 , only one measurement of one parameter is performed before the second stress, which is started at time T_1' , so that the test time ΔT_1 is shortened. In the illustrated example, only the I_{dsat} degradation ΔI_{dsat} is measured during the first test time ΔT_1 .

[0024] During a second stress, which is also performed at the elevated temperature with a stress voltage applied to the test device, the degradation of the test device continues. At time T_2 , the second stress is stopped, and a second measurement of a second parameter is performed. In the preferred embodiment of the present invention, the second parameter is different from the first parameter. Accordingly, the second parameter is preferably selected from I_{dlin} degradation ΔI_{dlin} and threshold voltage degradation ΔV_t . In alternative embodiments, the first parameter may be measured again at time T_2 .

[0025] Preferably, the second test time ΔT_2 , which equals $(T_2 - T_2')$ is also as short as possible. More preferably, the second test time ΔT_2 is preferably substantially equal to the first time ΔT_1 . Accordingly, even if there is recovery effect during the second test time ΔT_2 , the degree of the recovery is similar to the degree of the recovery during the first test time ΔT_1 . Advantageously, by keeping the degrees of the recovery effect the same between different measurements, the correlation between different parameters can be maintained. Again, only one measurement of one parameter is performed between the second stress and a subsequent third stress.

[0026] After the third stress, a third measurement is performed starting at time T_3 . In an embodiment, the third measurement is performed on a parameter different from the first and the second parameters. In an exemplary embodiment, the first, the second, and the third parameters are I_{dsat} degradation ΔI_{dsat} , I_{dlin} degradation ΔI_{dlin} , and V_t degradation ΔV_t , respectively. In other embodiments, the third measurement is performed on one of the first and the second parameters that have already been measured. Again, during the third test time

$\Delta T3$, only one of the parameters of interest is measured. The test time $\Delta T3$ is preferably short, and more preferably substantially equal to test times $\Delta T1$ and $\Delta T2$.

[0027] After the third measurement, more stresses are performed, followed by more measurements, wherein the above-discussed steps may be repeated. Preferably, throughout the entire BTI test, between any two consecutive stresses, one, and only one, measurement of one of the parameters is performed. For each of the parameters, the measurements are distributed substantially evenly throughout the entire test process. More preferably, two consecutive measurements (although separated by a stress) are preferably (but not required) performed to different parameters. The parameters are thus preferably measured in a round robin pattern.

[0028] Some of the possible combinations of measurements are listed as follows. It is realized that by applying the above-discussed concept, more combinations of measurement schemes may be developed. The combinations include, but are not limited to:

[0029] 1. Stress $\rightarrow\Delta Id_{sat}\rightarrow$ Stress $\rightarrow\Delta Id_{lin}\rightarrow$ Stress $\rightarrow\Delta V_t\rightarrow$ Stress $\rightarrow\Delta Id_{sat}\rightarrow$ Stress $\rightarrow\Delta Id_{lin}\dots$

[0030] 2. Stress $\rightarrow\Delta V_t\rightarrow$ Stress $\rightarrow\Delta Id_{lin}\rightarrow$ Stress $\rightarrow\Delta Id_{sat}\rightarrow$ Stress $\rightarrow\Delta V_t\rightarrow$ Stress $\rightarrow\Delta Id_{lin}\dots$

[0031] 3. Stress $\rightarrow\Delta Id_{sat}\rightarrow$ Stress $\rightarrow\Delta Id_{lin}\rightarrow$ Stress $\rightarrow\Delta Id_{sat}\rightarrow$ Stress $\rightarrow\Delta Id_{lin}\rightarrow$ Stress \dots

[0032] 4. Stress $\rightarrow\Delta Id_{sat}\rightarrow$ Stress $\rightarrow\Delta V_t\rightarrow$ Stress $\rightarrow\Delta Id_{sat}\rightarrow$ Stress $\rightarrow\Delta V_t\rightarrow$ Stress \dots and

[0033] 5. Stress $\rightarrow\Delta Id_{lin}\rightarrow$ Stress $\rightarrow\Delta V_t\rightarrow$ Stress $\rightarrow\Delta Id_{lin}\rightarrow$ Stress $\rightarrow\Delta V_t\rightarrow$ Stress $\rightarrow\Delta Id_{lin}\dots$

[0034] After the stress and measurement sequence, at time Tend, the stress and measurement steps are stopped. The temperature is returned to room temperature, and the stress voltage is disconnected from the test device, and hence the recovery occurs. After a period of time that is long enough for the device to stop recovering, for example, 30 minutes after time Tend (indicated as T(end+30)), a second I-V sweep is performed, for example, using essentially a same method as the first I-V sweep performed at time T0. The I-V sweeps performed at time T0 and time T(end+30) may be used for developing correlation of the parameters. In alternative embodiments, the first and the second I-V sweeps are not performed.

[0035] In order to ensure that test times $\Delta T1$, $\Delta T2$, $\Delta T3$ are substantially equal to each other, the measurement of all parameters are preferably short enough. Conventionally, threshold voltage degradation ΔV_t may be measured by performing an I-V sweep. However, I-V sweeps typically take significantly longer time than measuring Id_{sat} degradation ΔId_{sat} , and hence the recovery effect caused by the I-V sweeps is greater than the recovery effect caused by measuring Id_{sat} degradation ΔId_{sat} . An exemplary embodiment for measuring V_t degradation ΔV_t is provided below, wherein the measurement may be made in a same period of time as measuring Id_{sat} degradation ΔId_{sat} .

[0036] In the sub-threshold range, the I-V curves are substantially linear, as shown by straight lines in FIG. 6, which are obtained from I-V sweeps. Line 10 is the I-V curve obtained before a stress, and line 12 is obtained after the stress. The sub-threshold swing ss may be defined as:

$$ss = (V_{g1} - V_{g2}) / [\log_{10}(Id(V_{g1})) - \log_{10}(Id(V_{g2}))] \quad [\text{Eq. 1}]$$

Wherein voltages V_{g1} and V_{g2} are gate voltages, and currents $Id(V_{g1})$ and $Id(V_{g2})$ are the drain currents corresponding to gate voltages V_{g1} and V_{g2} , respectively.

[0037] The threshold voltage V_t may be defined as the required gate voltage for achieving a pre-specified drain current at a given drain voltage. In an exemplary embodiment, the threshold voltage V_t is defined as the required gate voltage for achieving a drain current of $1 \mu A/\mu m$ at a drain voltage of 50 mV, wherein the drain current is the current per unit gate width. In the exemplary embodiment as shown in FIG. 6, the respective test device has a gate length of about $10 \mu m$. Accordingly, the drain current corresponding to the threshold voltage will be $10 \mu m * 1 \mu A/\mu m$, which is equal to about 1E-5 amps. It is found from FIG. 6 that the current of 1E-5 amps occurs at a gate voltage of about -0.3 volts (for a PMOS device). Accordingly, the threshold voltage at any given stress time t may be calculated as:

$$\Delta V_t(t) = [\log_{10}(Id(0)/Id(t))] * ss \quad [\text{Eq. 2}]$$

Wherein $\Delta V_t(t)$ is the threshold voltage degradation ΔV_t at time t , $Id(0)$ is the drain current measured before stress, and $Id(t)$ is the drain current measured at stress time t . Therefore, by using Equations 1 and 2, the threshold voltage degradation ΔV_t may be obtained by measuring the drain current at time t with the gate voltage equal to -0.3V. Accordingly, the threshold voltage degradation ΔV_t can be measured without resorting to I-V sweeps.

[0038] FIG. 7 illustrates the results obtained from the embodiments of the present invention, wherein Id_{sat} degradation ΔId_{sat} and Id_{lin} degradation ΔId_{lin} are shown as functions of stress time. Solid points indicate ΔId_{sat} results, while hollow points indicate ΔId_{lin} results. The corresponding gate voltages for obtaining these results are also marked in FIG. 7. Several facts may be observed from FIG. 7. First, for each of the gate voltages, the corresponding ΔId_{lin} fit-line is always higher than the ΔId_{sat} fit-line. This observation is in-line with the practical situations in which the ΔId_{lin} values should always be greater than the ΔId_{sat} values. Second, regardless of the values of the gate voltage, the slopes (n) of ΔId_{sat} values and ΔId_{lin} values are very close, ranging from about 0.120 to about 0.130.

[0039] FIG. 8 illustrates the threshold voltage degradation ΔV_t as a function of stress time. It is noted that the slope (n) is about 0.146, which is much closer to the slopes of ΔId_{sat} and ΔId_{lin} than the slopes measured using conventional schemes.

[0040] The embodiments of the present invention have several advantageous features. First, by measuring only one parameter at a time, and hence shortening the time of measurement, the recovery effect is significantly reduced, and the measured degradation results are more accurate. Second, with the degrees of recoveries being kept the same for different parameters, the correlation between the different parameters is reflected more accurately by the measurement results. A more accurate SPICE aging model can thus be established.

[0041] Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, and composition of matter, means, methods and steps

described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.

What is claimed is:

1. A method for performing a bias temperature instability test, the method comprising:

providing a device;

performing a first stress on the device;

after the first stress, performing a first measurement to determine a first parameter of the device;

after the first measurement, performing a second stress on the device, wherein only the first parameter is measured between the first stress and the second stress; and

after the second stress, performing a second measurement to determine a second parameter of the device, wherein the second parameter is different from the first parameter.

2. The method of claim 1 further comprising:

after the second measurement, performing a third stress on the device, wherein only the second parameter is measured between the second stress and the third stress.

3. The method of claim 2 further comprising:

after the third stress, performing a third measurement on the device, wherein the third measurement is performed to determine a parameter selected from the group consisting essentially of the first parameter and a third parameter different from the first parameter and the second parameter.

4. The method of claim 3, wherein the third measurement is performed to determine the third parameter, and wherein the method further comprises, after the third measurement, performing a fourth stress, wherein only the third parameter is measured between the third stress and the fourth stress.

5. The method of claim 1, wherein the first measurement and the second measurement take substantially a same period of time.

6. The method of claim 1 further comprising repeating steps from the step of performing the first stress to the step of performing the second measurement.

7. The method of claim 1, wherein throughout an entire period of the bias temperature instability test, no more than one parameter is measured between any two consecutive stresses.

8. The method of claim 1 further comprising:

before the step of performing the first stress, performing a first I-V sweep;

after a last stress, waiting a period of time with no stress being performed during the period of time; and

performing a second I-V sweep.

9. The method of claim 1, wherein the first parameter and the second parameter are selected from the group consisting essentially of a saturation current degradation, a linear current degradation, and a threshold voltage degradation.

10. A method for performing a bias temperature instability test, the method comprising:

providing a device;

performing a first stress on the device;

after the first stress, performing a first measurement to determine a first parameter of the device, wherein the first parameter is selected from the group consisting essentially of a saturation current degradation, a linear current degradation, and a threshold voltage degradation;

after the first measurement, performing a second stress on the device; and

after the second stress, performing a second measurement to determine a second parameter of the device, wherein the second parameter is selected from the group and is different from the first parameter, and wherein throughout an entirety of the bias temperature instability test, no more than one parameter is measured between any two consecutive stresses.

11. The method of claim 10 further comprising:

immediately after the second measurement, performing a third stress on the device; and

immediately after the third stress, performing a third measurement on the device, wherein the third measurement is performed to determine the first parameter.

12. The method of claim 10 further comprising:

immediately after the second measurement, performing a third stress on the device; and

immediately after the third stress, performing a third measurement on the device, wherein the third measurement is performed to determine a third parameter different from the first parameter and the second parameter, and wherein the third parameter is selected from the group.

13. The method of claim 12, wherein the first, the second, and the third measurements take substantially a same length of time.

14. The method of claim 10 further comprising:

before the step of performing the first stress, performing a first I-V sweep;

after a last stress, waiting a period of time with no stress being performed during the period of time; and

performing a second I-V sweep.

15. A method for performing a bias temperature instability test, the method comprising:

providing a transistor;

performing stresses on the transistor;

measuring a saturation current degradation of the transistor between a first pair of consecutive stresses;

measuring a linear current degradation of the transistor between a second pair of consecutive stresses; and

measuring a threshold voltage degradation of the transistor between a third pair of consecutive stresses, wherein between either of the first, the second, and the third pairs of consecutive stresses, no more than one of the saturation current degradation, the linear current degradation, and the threshold voltage degradation is measured.

16. The method of claim 15, wherein the step of measuring the saturation current degradation comprises:

measuring a saturation current; and

determining the saturation current degradation from the saturation current.

17. The method of claim 15, wherein a first interval between the first pair of consecutive stresses, a second interval between the second pair of consecutive stresses, and a third interval between the third pair of consecutive stresses are substantially equal to each other.

18. The method of claim 15 further comprising repeating the step of measuring the saturation current degradation, the

step of measuring the linear current degradation, and the step of measuring the threshold voltage degradation in a round robin pattern.

19. The method of claim **15** further comprising:
performing a first I-V sweep to the transistor;
starting a first one of the stresses;
waiting a period of grace time, wherein during the period of grace time, no stress and no measurement is performed;
and

performing a second I-V sweep to the transistor.

20. The method of claim **19**, wherein during an entire period between the first and the second I-V sweeps, no more than one of the saturation current degradation, the linear current degradation, and the threshold voltage degradation is measured between any two consecutive ones of the stresses.

* * * * *