



Multiple Cycle Processor

Chapter 5




Multiple Cycle Processor

- ★ What is wrong with Single Cycle?
- ★ Memory Access Time
- ★ How to reduce cycle time
- ★ Data Path Partitioning
- ★ Logical RTL vs. Physical RTL
- ★ Control Model
- ★ Implementing the Control
- ★ Performance Evaluation



What is wrong with Single Cycle?

- ★ Long Cycle Time
- ★ All instructions take as much time as the slowest.
- ★ Single Cycle forces all instructions to wait for the critical path.
- ★ Real memory is not so nice as our idealized memory (take several cycles).







Memory Access Time

★ Physical rules of memory:


- Fast memories are small.
- Large memories are slow.





Memory Access Time (ctd.)


- ★ With memory hierarchy (CACHE), we may assume that read/write can be done in one cycle (for now).
- ★ We will revisit this concept later in chapter 8.





How to reduce cycle time?


- ★ Partition combinational dependency graph and insert intermediate register (latch).
- ★ Use several (fast) cycles, rather than one slow cycle.
- ★ Some cycles can be skip for certain instructions.






Datapath Partitioning

★ Add intermediate register(s) in between.



(a)




(b)



Basic Limits on Cycle Time

- ★ Each part should take similar amount of times
- ★ For our design, 5 parts
 - Fetch ($\text{Instruction} \leftarrow \text{MEM}[\text{PC}]; \text{PC} \leftarrow \text{PC} + 4$)
 - Decode ($A \leftarrow \text{ ; } B \leftarrow \text{ }$)
 - Execution ($S \leftarrow A + B$)
 - Memory Access ($\text{Data} \leftarrow \text{MEM}[S]$)
 - Write back ($R[\text{rt}] \leftarrow \text{Data}$)






Potential Speedup

- ★ Assume that cycle time of the original single cycle processor is 210ns. If multiple cycle can reduce the cycle time to 45ns, calculate the new average CPI that will give us at least the same performance as the original one.



New Datapath

- ★ Add registers between smallest steps





Our Design Steps

1. ISA Analysis
2. Components design
3. Assembly Datapath
4. Datapath + Logical RTs \rightarrow Physical RTs
5. Physical RTs \rightarrow Control



ORI

★ Logical RTL:

- $R[rt] \leftarrow R[rs] \mid \text{zero_ext}(\text{imm}); \quad PC \leftarrow PC + 4$

Cycle	Physical RTL
1	$IR \leftarrow \text{MEM}[PC]$ $PC \leftarrow PC + 4$
2	$\text{REG_A} \leftarrow R[rs]$ $\text{REG_B} \leftarrow \text{zero_ext}(\text{imm})$
3	$\text{REG_WR} \leftarrow \text{REG_S} \leftarrow \text{REG_A} \mid \text{REG_B}$
4	$R[rt] \leftarrow \text{REG_WR}$



ORUI

★ Logical RTL:

- $R[rt] \leftarrow R[rs] \mid \text{zero_pad}(\text{imm}); \quad PC \leftarrow PC + 4$

Cycle	Physical RTL
1	$IR \leftarrow \text{MEM}[PC]$ $PC \leftarrow PC + 4$
2	$\text{REG_A} \leftarrow R[rs]$ $\text{REG_B} \leftarrow \text{zero_pad}(\text{imm})$
3	$\text{REG_WR} \leftarrow \text{REG_S} \leftarrow \text{REG_A} \mid \text{REG_B}$
4	$R[rt] \leftarrow \text{REG_WR}$



Add

★ Logical RTL:

- $R[rd] \leftarrow R[rs] + R[rt];$

$PC \leftarrow PC + 4$

Cycle	Physical RTL
1	$IR \leftarrow MEM[PC]$ $PC \leftarrow PC + 4$
2	$REG_A \leftarrow R[rs]$ $REG_B \leftarrow R[rt]$
3	$REG_WR \leftarrow REG_S \leftarrow REG_A + REG_B$
4	$R[rt] \leftarrow REG_WR$



LW

★ Logical RTL:

- $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{imm})];$ $\text{PC} \leftarrow \text{PC} + 4$

Cycle	Physical RTL
1	$\text{IR} \leftarrow \text{MEM}[\text{PC}]$ $\text{PC} \leftarrow \text{PC} + 4$
2	$\text{REG_A} \leftarrow R[rs]$ $\text{REG_B} \leftarrow \text{sign_ext}(\text{imm})$
3	$\text{REG_S} \leftarrow \text{REG_A} + \text{REG_B}$
4	$\text{REG_WR} \leftarrow \text{MEM}[\text{REG_S}]$
5	$R[rd] \leftarrow \text{REG_WR}$



SW

★ Logical RTL:

- MEM[R[rs] + sign_ext(imm)] \leftarrow R[rt]; PC \leftarrow PC + 4

Cycle	Physical RTL
1	IR \leftarrow MEM[PC] PC \leftarrow PC + 4
2	REG_A \leftarrow R[rs] REG_B \leftarrow sign_ext(imm) REG_M \leftarrow R[rt]
3	REG_S \leftarrow REG_A + REG_B
4	MEM[REG_S] \leftarrow REG_M



BEQ

★ Logical RTL:

- If ($R[rs] == R[rt]$) then
- $PC \leftarrow PC + 4 + (\text{sign_ext}(\text{imm}) * 4)$
- else $PC \leftarrow PC + 4$

Cycle	Physical RTL
1	$IR \leftarrow \text{MEM}[PC]$ $PC \leftarrow PC + 4$
2	(decode)
3	If ($R[rs] == R[rt]$) THEN $PC \leftarrow PC + (\text{sign_ext}(\text{imm}) * 4)$) ENDIF



JMP

★ Logical RTL:

- $PC \leftarrow (addr * 4)$


Cycle	Physical RTL
1	$IR \leftarrow MEM[PC]$ $PC \leftarrow PC + 4$
2	(decode)
3	$PC \leftarrow addr * 4$



Complete Data Path

★ We may:


- ALU for adding PC
- Combine Memory





Control Path

★ State Diagram





Control Signal

State	Signal	Next State
Fetch	$IR \leftarrow MEM[PC]$	Decode
Decode	IF (op[5..4] == 01) THEN ; I-Type $sel_wr \leftarrow 1$ $sel_b \leftarrow 1$ ENDIF (wait for decoder)	ALU_Exec ADD_Calc BEQ JMP
ALU_Exec	IF (opcode in {ORI, ORUI}) THEN $alu_ops \leftarrow OR$ ELSE $alu_ops \leftarrow ADD$ ENDIF	
ADD_Calc	$alu_ops \leftarrow ADD$	MEM
MEM	$sel_data \leftarrow 1$ IF (op[2] == 1) THEN $mem_wr \leftarrow 1$ ENDIF	WB
WB	$reg_wr=1$	Fetch
BEQ	If ($R[Read_A] == R[Read_B]$) THEN $sel_addpc \leftarrow 1$ END IF	Fetch
JMP	$sel_pc \leftarrow 1$	Fetch



Control Implementations






Sequential Circuits

- ★ State assignment
- ★ Truth Table (Next-state function)



Microprogram


- ★ Microsequencer
- ★ Each microinstruction specify control signals





Microprograms (ctd.)


- ★ Map arbitrary Macroinstructions (Assembly) into several microinstructions.





Microprograms (ctd.)


- ★ Map ROM for control signal
- ★ With appropriate hardware, we can change microprogram (Map ROM) to implement different ISA on the same hardware.





State Assignment


- ★ In reality, we may have to add wait state for the non-ideal memory





Big Picture

- ★ There are several ways to implement the processor.
- ★ For us, we will use VerilogHDL.





Summary

- ★ Disadvantages of the single cycle processor
 - Long cycle time
- ★ Advantages of multiple cycle processor
 - Divide the instructions into smaller steps
 - Execute each step (instead of the entire instruction) in one cycle
- ★ Partition datapath into equal size chunks to minimize cycle time
- ★ Control is a finite state machine.
- ★ CISC makes control more complicated.



Notes

- ★ We do not take exceptions into the design at the moment.



Exercises





How many cycles?

- ★ From the given code, calculate CPU Time.
 - LW \$r2, 0(\$r3)
 - LW \$r3, 4(\$r3)
 - BEQ \$r2, \$r3, end_program #assume not taken
 - ADD \$r5, \$r2, \$r3
 - SW \$r5, 8(\$r3)
 - end_program:.... # end of program
- ★ Assuming that cycle time is 40ns.



Share Components

- ★ How to adjust the datapath so that we can share ALU with Adder (for PC)?




Interrupt and Exception

- ★ What do we have to do to have our processor support Interrupt and Exception?



MicroInstruction

- ★ Given that a macroinstruction always translate into several microinstructions in the processor, why don't we skip macroinstructions and program directly in microinstructions? This should take out a translation layer in the processor.





End of Chapter 5

