COE3DQ5 Project Description 2020 Hardware Implementation of an Image Decompressor

1 Introduction

1.1 Objective

In this project, students will gain experience in digital system design by implementing the custom McMaster Image Compression revision 14 (.mic14) image compression specification in hardware. Compressed data for a 320 x 240 pixel image will be delivered to the Altera DE2-115 board via the universal asynchronous receiver/transmitter (UART) interface from a personal computer (PC) and stored in the external static random access memory (SRAM). The image decoding circuitry will read the compressed data, recover the image using a custom digital circuit designed by you and store it back to the SRAM, from where the video graphics array (VGA) controller will read it and display it to the monitor.

1.2 Preparation

- Revise the first five labs, especially finite state machines, VGA, SRAM and UART interfaces
- Read this document and get familiarized with the C source code

1.3 Organization of this Document

Section 2 discusses how an image is compressed with the .mic14 specification. In Section 3, image decompression is demonstrated by example with a 16x16 image. In Section 4, the project guidelines are presented. The project is divided into 3 milestones.

2 Image Compression




Figure 1. Flow of basic image compression (down the left) and decompression (up the right).

Figure 1 shows the conceptual flow for basic image compression and decompression. The relative amount of data at each stage is roughly indicated by the size of the arrow. In general for image compression, we start with an image in the standard red/green/blue (RGB) format. This is converted to YUV format, where Y represents brightness and U and V are chrominance components (which contain colour information). The YUV image is downsampled and then transformed into the frequency domain. This result is quantized and finally we apply lossless encoding to obtain the compressed information bitstream. Decoding proceeds in the reverse order: lossless decoding and dequantization (restores the frequency domain image), then the inverse signal transform (which brings the image back to the spatial domain), and finally upsampling and colourspace conversion (produces a RGB image).

Compression enables smaller file sizes which reduces storage and transmission costs. We convert the RGB image to YUV because the human eye is more sensitive to brightness than colour, so if we want to obtain more lossy compression (by reducing the quality), it will be more effective to compress the colour information. In the RGB format, there is no immediate way to compress colour more than brightness. YUV information is compressed by downsampling U and V in the .mic14 specification. Additionally, the human eye is less sensitive to high frequency components in an image (compared to low frequencies). Transforming into the frequency domain enables us to compress higher frequency components by more than the lower frequency components. We compress frequency information by applying quantization. Finally, we apply lossless compression as a final effort to reduce the file size.

Downsampling and quantization are not identically reversible, so some information is lost during compression. The decompressed image only approximates the original image. A good compression scheme leverages this loss of information to reduce the compressed file size, but will attempt to allow information loss only in a way that does not drastically affect the quality of the decompressed image.

The focus of this project is the hardware implementation of a compression scheme. The .mic14 specification is by no means meant to rival existing compression standards for images. Simplifying choices have been made in developing the specification to facilitate a straightforward hardware implementation. Obviously this limits the capabilities in terms of the achievable compression/quality tradeoff. Even so, the concepts described above still apply in a general sense to the existing compression schemes. The following subsections will discuss each stage of image compression in more detail.

2.1 Colourspace Conversion and Downsampling




Figure 2. Colourspace conversion (RGB to YUV) and horizontal downsampling of U and V.

Figure 2 shows how a 320x240 image can be decomposed into its red, green, and blue components. Each pixel (which is composed of 1 red, 1 green, and 1 blue value) is independently transformed into the YUV colourspace. Each resulting pixels contains 1 Y (brightness), 1 U (blue-chroma), and 1 V (red-chroma). The chroma components contain only colour information, no brightness. In Figure 2, the bottom of the motorcycle is red, and the corresponding bright area in the V image indicates there are large values at these pixels which represents that there is a strong red colouring. Note this says nothing about whether it is bright red or dark red, as the brightness comes only from Y.

Each RGB pixel is converted to a YUV pixel by performing the following matrix multiplication:

$$\begin{bmatrix} Y \\ U \\ V \end{bmatrix} = \begin{bmatrix} 0.257 & 0.504 & 0.098 \\ -0.148 & -0.291 & 0.439 \\ 0.439 & -0.368 & -0.071 \end{bmatrix} \begin{bmatrix} R \\ G \\ R \end{bmatrix} + \begin{bmatrix} 16 \\ 128 \\ 128 \end{bmatrix}$$
(1)

The terminology YUV originates from the video transmission field and different notations (depending on the video/colour/transmission standard) can be found in the literature (such as YIQ, YPbPr, YCbCr).

The human eye is much more sensitive to brightness than colour (due to the presence of more rods than cones in the eye). For this reason, we choose to downsample U and V (the chroma components) to reduce the amount of data while having little effect on how the image is perceived. We horizontally downsample by 2, so the U and V images become half the original width (no vertical downsampling so the height is unchanged). Therefore, only 2/3 of the total data remains.

2.2 Signal Transform (into the Frequency Domain) and Quantization

The next stage of compression involves transforming the image from the spatial domain to the frequency domain. High spatial frequencies (which are brightness/colour transitions that occur in a small amount of space) are not as noticeable to the human eye, so they may be reduced in accuracy (or even removed) without drastically affecting the overall quality of the image.

In the .mic14 specification, we use a 2 dimensional discrete cosine transform (DCT) and we work on blocks of 8x8 pixels (each 8x8 block is processed independently, we do not consider images with heights and widths not divisible by 8). The 2D DCT is computed with the following matrix multiplications:

$$S' = CSC^{T} \text{ where each element } [C]_{i,j} = \begin{cases} \sqrt{\frac{1}{8}} \cos\left(\frac{i\pi}{8}(j+0.5)\right) & \text{if } i=0\\ \sqrt{\frac{2}{8}} \cos\left(\frac{i\pi}{8}(j+0.5)\right) & \text{otherwise} \end{cases}$$
(2)

S is the original 8x8 block (spatial domain) and S' is the transformed 8x8 block (frequency domain). In Equation 2 above, i and j are the row and column indexes respectively, each goes from 0 to 7 inclusive.

To obtain compression, we quantize S'. Each element in S' is divided by a (possibly) different quantization coefficient and then rounded to the nearest integer. A larger coefficient means that after division we obtain a smaller magnitude integer which requires fewer bits to be stored. The top left corner corresponds to frequency 0. As we move down and to the right in the matrix, the frequencies increase. Thus we should choose smaller quantization coefficients for the upper left part of the matrix and large coefficients for the lower right part to exploit the perception of the human eye.

For typical images, many values of S' will become 0 after quantization, and these zeros can be stored in an efficient manner, as will be shown in Section 2.3. Even if nonzero, the division results in an integer that requires fewer bits to be represented. Two possible quantization matrices can be used in .mic14:

$$\boldsymbol{Q_0} = \begin{bmatrix} 8 & 4 & 8 & 8 & 16 & 16 & 32 & 32 \\ 4 & 8 & 8 & 16 & 16 & 32 & 32 & 64 \\ 8 & 8 & 16 & 16 & 32 & 32 & 64 & 64 \\ 8 & 16 & 16 & 32 & 32 & 64 & 64 & 64 \\ 16 & 16 & 32 & 32 & 64 & 64 & 64 & 64 \\ 16 & 32 & 32 & 64 & 64 & 64 & 64 & 64 \\ 32 & 32 & 64 & 64 & 64 & 64 & 64 \\ 32 & 64 & 64 & 64 & 64 & 64 & 64 \end{bmatrix} \quad \boldsymbol{Q_1} = \begin{bmatrix} 8 & 2 & 2 & 2 & 4 & 4 & 8 & 8 \\ 2 & 2 & 2 & 4 & 4 & 8 & 8 & 16 & 16 \\ 2 & 4 & 4 & 8 & 8 & 16 & 16 & 16 & 16 \\ 4 & 4 & 8 & 8 & 16 & 16 & 16 & 32 \\ 4 & 8 & 8 & 16 & 16 & 16 & 32 & 32 \\ 8 & 8 & 16 & 16 & 16 & 32 & 32 & 32 \\ 8 & 8 & 16 & 16 & 16 & 32 & 32 & 32 \end{bmatrix}$$
(3)

S' is divided element-wise by one of the quantization matrices (suppose we pick Q_0) and then it is rounded to the nearest integer:

$$Z = round(S' ./ Q_0) \tag{4}$$

If we look at each element of **Z**:

$$[\mathbf{Z}]_{i,j} = round([\mathbf{S}']_{i,j} / [\mathbf{Q_0}]_{i,j})$$
 (5)

Z will later be losslessly coded.




Figure 3. DCT (c1 \rightarrow c2 and d1 \rightarrow d2) and quantization with Q₀ (c2 \rightarrow c3 and d2 \rightarrow d3) of 2 blocks of Y data.

After dividing each colour plane (Y, U, and V) into blocks of 8x8 pixels, we perform DCT and quantization to each block. Figure 3 shows this on 2 blocks of Y data. The image is 320x240, so there will be (320/8)*(240/8) = 1200 Y blocks and 600 blocks each of downsampled U and downsampled V (since these planes are half as wide). All the Y blocks are processed, then all the U, and then finally all the V blocks. Within each colour plane, we go across a row of blocks first, then down to the next row. Note 1 row of blocks is 8 pixels high.

The block in Figure 3(a) is nearly uniform, so after DCT, in Figure 3(c2) there is a large value for frequency 0 and small values for the high frequencies. After quantization, we end up with mostly zeros, which can be stored efficiently. Many images contain nearly uniform blocks, so the DCT followed by quantization provides a way to represent the image with much less data. Although this leads to reduced quality of the decompressed image, the major features of the original block are still preserved.

The block in Figure 3(b) contains more variation due to the details of the motorcycle's wheel. The DCT and quantization results are shown in Figure 3(d2) and Figure 3(d3) respectively. In the presence of more details (captured by the higher frequencies), more data is needed to represent the block (compared to the block from Figure 3(a)). Even so, the amount of data (in Figure 3(d3)) is reduced from that required to represent the intensity of each pixel explicitly (the block in Figure 3(b)).

2.3 Lossless Coding

In the final stage of decoding, we need a mechanism for efficiently storing the data after DCT and quantization. We start with a simple 8 byte header which indicates the image's width and height and which quantization matrix was used. After this, the losslessly coded blocks are packed into the bitstream one after another in the same order as described at the top of this page.

To losslessly code one block, the elements of \mathbf{Z} (see Equation 4) are read out of the block in the order shown in Figure 4. This is known as the scan pattern.




Figure 4. Scan pattern (order of values to be read from an 8x8 block).

Many images naturally have small values in the high frequencies, so after computing the DCT and then quantizing, we typically have many zeros in the lower right part of the matrix. The above scan pattern, which is standard for many mainstream video/image compression schemes, deals with the low frequencies first (upper left) and the high frequencies last (lower right). This is beneficial because in this order, we can get many consecutive zeros (from the high frequency part), which can be efficiently coded. For each 8x8 block, as we follow the order of the scan pattern, values are encoded as follows and a variable length prefix-coded header indicates what data will follow (a higher priority is given to the cases higher in the list):

- 1. Only zeros remain in the block, output the ZEROS_TO_END header (bits 1010).
- 2. A run of zeros exists but some nonzero coefficients still remain in the block. Output the ZERO_RUN header (bits 11) and then if
 - a. The run of zeros is 8 or more in length, output the 3 bits 000, now the run of zeros will be 8 elements shorter, so repeat step 2 if necessary.
 - b. The run of zeros is less than 8 in length (1-7 inclusive), output a 3 bit unsigned number indicating the length of the run.
- 3. There are two consecutive values between -4 and 3 inclusive, output the DOUBLE_3_BIT header (bits 00) followed by the first value (3 bits signed) and then the second value (another 3 bits signed).
- 4. There is a value between -4 and 3 inclusive, output the SINGLE_3_BIT header (bits 01) followed by the 3 bit signed value.
- 5. There is a value between -32 and 31 inclusive, output the 6_BIT header (bits 100) followed by the 6 bit signed value.
- 6. There is a value between -256 and 255 inclusive, output the 9_BIT header (bits 1011) followed by the 9 bit signed value.

In this entire document, it is implied that the signed representation is the 2's complement. Likewise unsigned is just the usual binary format. In the encoding, note that if a 3 bit value is followed by a run of 2 or more zeros then the 3 bit value is coded alone, but if it is followed by a single zero then the 2 values are coded together (the 3 bit value followed by the 3 bits 000).

Figure 5 shows the coding of the final (quantized) blocks from Figure 3, in both cases the blocks are scanned according to Figure 4. For the first block, the first value (127) needs to be coded as 9 bits signed (case 6 above), so we output 1011 (the header) followed by 001111111 (the 9 bit signed representation of 127). The next 2 values are -1 and -2 which can be coded together as 3 bit signed values (case 3 above), so we output 00 (header), then 111 (-1 on 3 bits signed) and finally 110 (-2 on 3 bits signed). At this point only zeros remain in the block, so 1010 (the ZEROS_TO_END header) is placed in the bitstream to conclude the coding of this block.

Coding of the second block from Figure 3 proceeds in the same way, however more data is required due to the presence of more nonzero value as well as the larger average magnitude of the values. As before, encoding proceeds until the last nonzero value in the scanned sequence (-1) is reached, after which a ZEROS_TO_END header is placed in the bitstream. When the last block of the downsampled V plane has been coded, zero padding ensures the file ends at the end of a 16-bit word (for compliance with the 16 bit wide memory we are using).




Figure 5. Lossless coding of each block from Figure 3.

3 Image Decompression

In this section, the full decompression process for an image of size 16 x 16 is performed for the purpose of illustrating the flow of data from one stage to another and to elaborate the internal details of each step in the decompression. Since the aim of this project is the hardware implementation of the decompression specification, *during the decompression we only use fixed point arithmetic*, which has a simpler hardware design and generally uses fewer logic resources compared to floating point.

3.1 Lossless Decoding and Dequantization (Milestone 3 in Hardware)

Our reference image "example.ppm" is shown in Figure 6. The encoded bitstream is given in Figure 7. The header is 8 bytes. The first 4 bytes must be "DEADBEEF" in hex, which identifies a .mic14 file (future revisions may use a different identifier). After this, in the following 2 bytes, the most significant bit indicates which quantization matrix to use (in this example, bit 0 means use Q_0) and the 15 least significant bits indicate the width (bits 000 0000 0001 0000 indicate a width of 16). The next 2 bytes indicate the height, which is also 16 in our example. After the header, the main content of the image, the sequence of compressed blocks, begins.



Figure 6. The reference image example.ppm to be compressed.

```
DE EA BE EF 00 10 00 10 B3 A4 2A 0E 99 6C DA 0A 1C 60 99 DA 74 6A 12 73 A2 1E 9C 27 67 0E C6 DD F7 6D F6 7B 9B BA 09 0F 9C 36 0D 05 7E A7 21 67 A6 F9 38 38 82 E9 3B 09 F1 83 F8 FE 2B EE D1 D5 9C E1 06 71 46 CE 0A 4D 9F 37 2A 0A C9 CE 82 20 89 D0 4E 53 F3 04 E3 2A F9 C1 C2 6D 07 06 54 E2 60 99 D3 67 5A 4C DC FC 24 2C 37 27 24 3D 39 09 38 08 76 36 EF BB 6E B4 14 5A 33 0E 99 C2 E0 A6 07 21 90 58 23 67 53 A3 3D BF 61 07 01 D9 7E 31 97 D5 A3 E3 F3 68 74 1E 23 2D 83 CE 8C 93 39 29 1A 82 07 8F 9C 1C 1C E4 3F 47 09 D0 42 6A CF D0 A4 CD B3 34 9B 64 B8 C2 08 72 13 04 17 DA 74 1E 70 7E 9A B3 C4 DA 0B 3A 74 E6 0E 55 93 85 E8 FC
```

Figure 7. The compressed bitstream example.mic14, the order of the bytes is across first and then down.

Figure 8 depicts the block decoding process. Variable length prefix coding is used for the header, which means depending on the first few bits of the header, we may need to read additional bits to determine the remainder of the header. We start by reading 2 bits: if we get 00 then two 3-bit values follow, if we get 01 then one 3-bit value follows, if we get 11 then a run of zeros follows, and if we get 10 then we need to read more bits to complete the header. In the case where the first two bits are 10, if the next bit we read is 0 then one 6-bit value follows, otherwise we need to read 1 more bit to complete the header. If this bit is 1 then one 9-bit value follows, otherwise there is a run of zeros to the end of the block. Following this procedure, values are decoded one after another and placed in the 8x8 block according to the scan pattern of Figure 4. A block is complete either when a ZEROS_TO_END header is decoded (in which case the rest of the block is filled with 0s), or when 64 values (including runs of zeros) have been decoded, making the block full. Note that the values are signed (2's complement format).




Figure 8. Lossless decoding of a block based on the prefix code.

The sequence begins with hex "B3 A4 2A ..." which is "101100111010010000101010 ..." in binary and when applied to this bitstream, the result of the lossless decoding procedure is as shown on the following 2 pages in Figures 9 and 10.

The Y blocks appear first in the bitstream, row by row. Y 0,0 contains Y data for pixel rows 0-7, columns 0-7 of the Y plane from the downsampled image (which is equivalent to the Y plane from the converted image since Y is not downsampled). Similarly Y 0,1 contains rows 0-7, columns 8-15; Y 1,0 contains rows 8-15, columns 0-7; Y 1,1 contains rows 8-15, columns 8-15.

```
1011001110100 : 116
100001010 : 10
100000111 : 7
                                                      : 0 0
: -4 1
: 0 0
                                        11010
                                        00100001
                                                          -4 1
                                                         0 0 0 0 0
                                        11101
                                                          -1 0
1
01001
                                        00111000
                     : 1
: -19
: -10
: 5
: 1 -2
: -2 0
: 1
100101101
                                        01001
                                                                                              116
                                                                                                       10
                                                                                                              -10
                                                                                                                              0
-2
1
-1
-2
                                                                                                                                                      0
                                                                                                                       5
1
-3
-4
0
                                                                                                                                       0
0
0
0
0
-2
                                                          \bar{0} 0 0
                                                                                                               -5
-5
0
                                                                                                      -19
                                                                                                                                               0
                                                                                                                                                      0
100110110
                                        11011
                                                          -1 0
-2
                                                                                                1
-2
0
                                                                                                                                                      0 0 0
                                                                                                        -2
100000101
                                        00111000
                                                                                                                                               000
00001110
                                        01110
                                                                                        (a)
00110000
                                        11000
                                                          0 0 0 0 0 0 0
                                                                                                                                                      0
01001
                                        11011
                                                          0 0 0
                                                                                                                                ō
                                                          -2
100111011
                     : -5
                                        01110
                                                                                                 1
0
                                                         01001
                       1
0 0
                                        11111
                                                                                                                 0
                                                                                                                                                     -1
                     : 0 0
: -2 -3
: 1 1
: -1 1
                                        01110
11010
00110101
                                        11011
                                        01111
                                                          -1
00001001
00111001
Y 0 1 -----
1011001111011 : 123
100110111 : -9
01110 : -2
                                        00111000 :
100000101 :
11010 :
                                        00111000
                                                          5 0 0
                                                         0 0 0
1 1
0 0 0 0 0 0 0
                        4
100000100
                                        01001
                     : 15
: -8
: -3
: 6
: 5
                                                                                                       -9
15
5
                                                                                                                                              1
0
-1
\begin{array}{c} 100001111 \\ 100111000 \end{array}
                                                                                                                       -3
1
-2
5
1
0
                                                                                                                              3
-3
0
1
-2
-1
                                                                                                                                      -1
0
0
0
0
2
                                        11011
                                                                                               123
                                                                                                                                                      0
0
0
0
                                        00001001
                                                                                                 4
01101
                                        11110
                                                          -2 0
-1
100000110
                                        00110000
                                                                                                                                               0
                                                                                                               -1
                                                                                        (b)
                                                                                                                                             0
0
-2
-1
100000101
                                        01111
                                                                                                 0
                                                                                                         0
                                                                                                                0 0 0
                                                                                                                                                      0
0
0
2
                    : 5
: -1
: 0 0
: -7
: 1 3
: -1 -3
: -2 -1
                                                          0 0 0 0
01111
                                        11100
                                                                                                                        0
                                                                                                                                0
11010
                                        01111
                                                          -1
                                                                                                 0
                                                                                                         0
                                                          0 0 0 0
100111001
00001011
                                        11100
                                        01010
00111101
                                                          \bar{0} 0 0 0 0 0 0
                                        11111
00110111
                                                          0 0
11001
                                        11010
00111000
                                        00111010
              : -1 0
                                                          -1 2
Y 1 0 -----
                                        100000100 :
1011001110011 : 115
                    : 8
: -2
: 20
: -3
: -8
100001000
                                        01001
                                                          1
00110011
100010100
                                                         \begin{smallmatrix}0&0\\1&1\end{smallmatrix}
                                        11010
00001001
01101
                                        11001
                                                          0
                                                                                              115
                                                                                                               -3
-3
                                                                                                                       -8
-3
                                                                                               -2
3
-2
-2
100111000
                                        01001
                                                                                                       20
                                                                                                                                                      0
                    : -8
: -3 1
: -2 -2
: -1
: -9
: -3 2
: 1 2
                                                                                                       1
-1
1
                                                                                                                               1
1
-2
                                                                                                                                                      000
00101001
                                        11111
                                                          0 0 0 0 0 0 0
                                                                                                               -9
                                                                                                                        0
                                                                                                                                              1
0
0
                                                                                                               -1
0
                                        001\overline{10}000
                                                         -2 0
1
                                                                                                                                       Õ
00110110
                                                                                        (c)
                                                                                                                        Ö
                                                                                                                                       0
01111
                                        01001
100110111
                                        11000
                                                          0000000
                                                                                                 ō
                                                                                                         1
                                                                                                                ŏ
                                                                                                                        ŏ
                                                                                                                               ō
                                                                                                                                              ŏ
                                                                                                                                                      ŏ
00101010
                                        11001
                                                          0
                                                                                                 0
                                                                                                                0
                                                                                                                                0
                                                                                                         0
                                                                                                                                                     -1
1
00001010
                                        01010
11001
                     : 0
                                                          0 0 0 0 0 0 0
                                        11111
                                                       : : : :
00111001
                       -1 1
                                        00111000
                                                          -1 0
                       0 0
                                                         -1 0
1
11010
00001000
                     : 0 0 : 1 0
                                        00111000
01001
1011010000011 : 131
100000110 : 6
01010 : 2
                                        11001
                                                          -1 1
-4 1
                                        00111001
                                        00100001
                     : -8
: -16
100111000
                                        11101
                                                         0 0 0 0 0
100110000
                                        00111001
                                                          -1 1
                                                                                               131
                                                                                                                               -1
1
-1
-2
                                                                                                               -3
-9
3
01001
                       1
                                        00001001
                                                          1 1
                                                                                                -8
                                                                                                      -16
                                                                                                                       -1
                                                                                                                                       0
                                                                                                                                               0
                                                                                                                                                      0
                     : -6
100111010
                                                         -1 0
1 0
-2
                                                                                                                       1
-4
1
                                        00111000
00001000
                                                                                                       -6
                                                                                                                                       0
                                                                                                                                               0
                                                                                                                                                      0
                                                                                                 ŏ
01101
                                                                                                         1
                                                                                        (d)
100111010
                                                                                                 Ŏ
                                                                                                                                       ŏ
                                                                                                                                               ŏ
                        -6
                                        01110
                                                                                                         1
                                                                                                                                              0
-2
                                                                                                                                0
                                                                                                                                                      0
11010
                        0 0
                                        11000
                                                          0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0
                                                                                                                        0
                                                                                                                                       -2
01001
                     : 1
                                        11011
                                                          0 0 0
                                                                                                 0
                                                                                                                                       0
                     : -9
: -1 -1
: 1 1
: 1 3
                                                          -2
100110111
                                        01110
                                                                                                         0
                                                                                                                                                     -2
                                                         0 0 0 0 0 0 0 0 0 -2 0 0 0
00111111
                                        11111
                                        01110
00001001
00001011
                                        11011
                                                          -2
00001101
                     : 1 -3
                                        01110
```

Figure 9. Lossless decoding of the Y blocks in example.mic14.

Next in the bitstream comes the data for the U and V planes of the downsampled image, recall that they have half the columns of the Y plane due to downsampling. In the same way as for Y, U 0,0 contains U data for pixel rows 0-7, columns 0-7 of the downsampled image; U 1,0 contains rows 8-15, columns 0-7; V 0,0 contains V data for rows 0-7, columns 0-7; V 1,0 contains rows 8-15, columns 0-7.

U 0 0												
100011001 : 100001110 : 100110011 : 10001011 : 100000101 : 10000101 : 100001100 : 100000101 : 100000100 : 100000100 : 1001101 : 1001101 : 1001101 : 1001101 : 1001101 : 1001101 : 1001101 : 10011101 : 10011101 : 10011101 : 10011101 : 1000001101 : 10011101 : 10011101 : 10011101 : 10011101 : 100111011 : 10011111111	130 22 25 14 -13 11 5 -2 0 -1 1 1 -4 5 4 -3 -6 -6	00110011 11011 01111 11011 00001000 00111000 00001110 11001 01111 11000 11000 11001 01111 10101	: -2 3 : 0 0 0 0 : -1 : 0 0 0 0 : 1 0 : 1 -2 : 0 0 0 0 0 0 0 0 0 0 : -1 : 0 0 0 0 0 0 0 0 0 0 : 0 : 0 0 0 0 0 0 0 0 0 0 : 0 0 0 0 0 0 0 0 0	(a)	130 25 14 -1 1 0 0	22 -13 0 1 3 0 -1 0	11 -2 -4 -2 -1 0 0	5 -6 0 -2 0 0	4 -6 0 1 0 0 0	-3 0 0 0 0 0 0	1 -1 0 0 -1 0 0	0 0 0 0 0 0
U 1 0												
100110110 : 100001110 : 100000111 : 10011011 : 10011101 : 10011101 : 100111010 : 100111010 : 100111001 : 100111001 : 100111001 : 100111001 : 100111001 : 100011010 : 100011010 : 100000100 : 100000100 : 100000100 : 100000100 : 100000100 : 100000100 : 1000001101 : 100000100 : 1000001101 : 1000001101 : 100000100 : 1000001101 : 10000001101 : 10000001101 : 10000001101 : 10000001101 : 100000001101 : 10000001101 : 100000001101 : 100000000	31 -10 14 7 17 -19 7 -6 -2 2 1 -7 -3 1 3 2	00011111 00111000 00111001 11001 11001 00001111 11010 00111000 01001 11010 00001000 01001 1010	: 3 -1 : -1 0 : -1 0 : -1 1 : 0 : 1 -1 : 0 0 : 1 -1 : 0 0 : 1 0 : 1 0 : 1 0 : 1 0 : 1 0 : 1 0 : 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(b)	143 -10 14 -2 2 3 -1 1	31 7 -6 1 -1 -1 0	17 7 -7 1 0 -1 0	-19 -3 4 -1 0 1 0	1 2 0 0 0 0 0	3 -1 -1 1 0 0 0	1 1 0 0 0 0 0	0 0 0 0 0 0
v 0 0												
01001 : 100110110 : 11001 : 11001 : 100110110 : 11001 : 11001 : 100101110 : 100101000 : 100000100 : 00111001 : 1	126 10 1 -10 0 -12 -10 0 -3 -2 -2 0 4 -1 1	100000100 00010111 11011 01001 11010 00001111 00111000 00111111	: 4 : 2 -1 : 0 0 0 : 1 : 0 0 : 1 -1 : -1 0 : -1 -1 : 1 : 0	(c)	126 1 -10 -2 -2 0 0	10 0 -3 0 -1 0 0	-12 0 4 2 1 0 0	-10 -1 4 0 1 0 0	1 0 -1 0 0 0	1 1 -1 0 0 0 0	-1 0 0 0 0 0 0	-1 0 0 0 0 0 0 0
v 1 0												
100000101 : 1001110 : 01110 : 100111001 : 100000111 : 00101010 : 11001 : 00111000 : 01011 : :	120 -10 5 -6 -2 -7 7 -3 2 0 -1 0 3 0 0	00110000 00001111 11110	: -1 -1 : -2 0 : 1 -1 : 0 0 0 0 0 0 0 : -1 1 : 0	(d)	120 5 -6 0 -1 -1 0	-10 -2 2 0 1 0 0	-7 -3 3 0 0 0	7 0 -2 0 0 0	0 -1 0 0 0 0 0	-1 0 1 0 0 0 0	-1 -1 0 0 0 0 0	0 0 0 0 0 0

Figure 10. Lossless decoding of the downsampled U and V blocks in example.mic14.

Upon completion of decoding, we have 8 blocks of data, 4 for Y (16/8 x 16/8), 2 for U and 2 for V. The matrices in the rightmost column of Figures 9 and 10 collectively make up the quantized image. From the flow illustrated in Figure 1, the next step is dequantization, which leads to the transformed image. This is done using pointwise multiplication between the losslessly decoded data (matrices in the rightmost column above) and the appropriate quantization matrix (Q_0 in this case). For matrices A, B and C, pointwise (or element-wise) multiplication is defined in Equation 6 below.

$$A = B \cdot * C \quad \langle \longrightarrow [A]_{i,j} = [B]_{i,j} * [C]_{i,j}$$
 (6)

The quantized images are shown on the leftmost column on page 12 and the result of dequantization is shown in the central column.

3.2 IDCT (Inverse Discrete Cosine Transform) (Milestone 2 in Hardware)

After dequantizing the blocks, the IDCT must be performed to recover the downsampled image. The IDCT is defined in Equation 7:

$$S = (int) \frac{1}{65536} \left(\mathbf{C}^T \times (int) \frac{1}{256} (\mathbf{S}' \mathbf{C}) \right)$$
 (7)

where the matrix S' is the dequantized 8x8 block, and the output of the transform S is the block of 8x8 samples from the downsampled image. The element on the i^{th} row and j^{th} column of the 8x8 matrix C is:

$$[C]_{i,j} = \begin{cases} (int) \left(\sqrt{\frac{1}{8}} \cos\left(\frac{i\pi}{8}(j+0.5)\right) \times 4096 \right) & \text{if } i = 0\\ (int) \left(\sqrt{\frac{2}{8}} \cos\left(\frac{i\pi}{8}(j+0.5)\right) \times 4096 \right) & \text{otherwise} \end{cases}$$
(8)

$$c = \begin{bmatrix} 1448 & 1448 & 1448 & 1448 & 1448 & 1448 & 1448 & 1448 \\ 2008 & 1702 & 1137 & 399 & -399 & -1137 & -1702 & -2008 \\ 1892 & 783 & -783 & -1892 & -1892 & -783 & 783 & 1892 \\ 1702 & -399 & -2008 & -1137 & 1137 & 2008 & 399 & -1702 \\ 1448 & -1448 & -1448 & 1448 & 1448 & -1448 & 1448 & 1448 \\ 1137 & -2008 & 399 & 1702 & -1702 & -399 & 2008 & -1137 \\ 783 & -1892 & 1892 & -783 & -783 & 1892 & -1892 & 783 \\ 399 & -1137 & 1702 & -2008 & 2008 & -1702 & 1137 & -399 \end{bmatrix}$$

Evaluating all cases in Equation 8 produces Equation 9. Equation 7 is defined similarly to the DCT from Equation 2, however the important differences are the intermediate and final scalar divisions, and the use of fixed-point coefficients. To re-iterate, the reason for choosing fixed-point (i.e. integer) operations is that they facilitate a more efficient hardware implementation when compared to floating-point.

Fixed-point, however, brings in necessary approximations that we achieve by using an intermediate bitwidth larger than the one necessary to store the IDCT outputs. For example, the cosine coefficients (which are between -1 and 1) are left-shifted by 12 positions (i.e. multiplied by 4096 as shown in Equation 7) to obtain an integer-only fixed point value before processing (-4096 to 4096). Because the sample matrix is multiplied on both sides by the coefficient matrix the data will be left-shifted by 24 positions in total. The first adjustment of a right shift by 8 positions is provided after the post-multiplication S'C and the second adjustment is given by a right shift by 16 positions after the pre-multiplication $C^T(S'C)$. The reason why the first adjustment is only on 8 bits is because it retains more precision and thus it is more immune to the truncation errors.

Finally, a clipping function is used to ensure that rounding and overflows that have lead to values out of the 8 bit unsigned range (0 to 255) are addressed by saturation (i.e. values smaller than 0 are forced to 0 and values greater than 255 are forced to 255). The result of dequantization and IDCT are as follows:




Figure 11. Dequantization (left to center column) followed by IDCT (center to right column) on each 8x8 block.

0 149 119 110 131 97 89 64 79 127 143 130 139 152 17 121 167 107 176 151 157 163 139 33 96 116 148 103 108 139 133 97 12 153 147 159 109 18 144 153 134 138 85 96 82 7 145 152 147 139 153 142 153 116 139 128 140 120 122 23 111 150 135 122 136 195 131 36 146 120 158 10 195 144 153 126 112 124 107 0 101 128 131 126 102 124 139 15 111 146 144 139 111 14 120 141 168 114 15 136 169 95 13 122 137 154 127 80 14 63 96 128 107 144 143 143 101 122 143 125 135 181 136 141 4 108 127 145 175 154 155 104 8 134 150 179 37 169 186 182 135 131 202 163 29 152 135 135 144 141 157 173 178 98 152 146 143 132 153 127 164 190 193 115 132 150 150 110 168 168 175 182 187 193 159 149 124 154 140 94 122 167 104 57 80 97 91 123 174 149 121 111 114 116 114 121 156 154 113 72 54 41 61 108 104 107 104 97 99 108 139 169 164 162 165 133 84 171 215 203 180 170 145 108 104 106 110 113 114 117 120 112 120 124 118 106 98 116 118 117 114 113 112 110 130 87 86 86 89 138 181 125 129 129 139 151 142 122 187 110 79 105 86 46 151 142 126 126 130 130 133 143 160 174 177 183 186 163 173 139 102 98 100 109 113 116 126 174 171 159 161 132 155 167 62 77 79 29 53 171 174 192 165 159 191 168 172 172 136 113 116 137 141 182 174 78 83 68 16 37 160 180 83 90 119 130 134 184 165 177 172 174 180 137 147 122 122 122 123 114 103 103 106 104 102 107 106 102 105 130 130 127 128 122 110 106 142 160 166 167 150 119 100 132 147 150 153 144 121 104 145 138 123 122 123 115 108 110 100 106 116

3.3 Upsampling and Colourspace Conversion (Milestone 1 in Hardware)

Figure 12. The output of IDCT is the downsampled YUV data.

The output of IDCT is downsampled YUV data, where U and V are horizontally downsampled by 2, as shown in Figure 12. The downsampled data becomes the even columns in the upsampled image, and the odd columns are generated by horizontal interpolation. For each row (rows are processed independently), we interpolate with a filter known as a finite impulse response (FIR) filter, which uses a weighted sum of a finite number of samples to produce each reconstructed sample. In our case that finite number is 6, so the filter is called a 6-tap filter. Given n samples in each row of the U and V planes, we produce 2n samples for the corresponding row of the reconstructed plane as follows:

$$U'[j] = \begin{cases} U\left[\frac{j}{2}\right] & j \ even \\ (int)\frac{1}{256}\left(21U\left[\frac{j-5}{2}\right] - 52U\left[\frac{j-3}{2}\right] + 159U\left[\frac{j-1}{2}\right] + 159U\left[\frac{j+1}{2}\right] - 52U\left[\frac{j+3}{2}\right] + 21U\left[\frac{j+5}{2}\right] + 128\right) & j \ odd \end{cases}$$
(10)

where U is the downsampled version and U' is the upsampled version. An analogous definition applies for V. In our example with an image of size 16x16, n is 8. In the project, the image will be of size 320x240, so n will be 320/2 = 160. The borders of **each row** are handled by replicating the respective border sample, i.e. U[0] = U[-1] = U[-2], and U[n-1] = U[n] = U[n+1] = U[n+2]. Note again the use of integer operations. These coefficients are borrowed from the ISO/IEC 13818-2 document on MPEG2 digital video decoding. Applying this filter to the U and V planes, the result in shown in Figure 13.

Having restored the full Y, U and V planes, the only step which remains is the colourspace conversion from YUV back to RGB. As discussed above (Equation 1), the conversion from RGB to YUV is in the form of a matrix multiplication. In essence, the RGB values of a given pixel are viewed as a vector in 3-space, and the matrix multiplication is a change of basis yielding another vector in 3-space. Since this is a linear transformation and the determinant of the matrix is nonzero, we may find its inverse, which will




Figure 13. The result after horizontally upsampling U and V.

provide the transformation back to the RGB basis from the YUV basis. This is applied to each pixel independently. Accounting for the vector addition to first shift the basis, the inverse conversion of the one above is:

$$\begin{bmatrix} R \\ G \\ B \end{bmatrix} = (int) \frac{1}{65536} \left(\begin{bmatrix} 76284 & 0 & 104595 \\ 76284 & -25624 & -53281 \\ 76284 & 132251 & 0 \end{bmatrix} \left(\begin{bmatrix} Y \\ U \\ V \end{bmatrix} - \begin{bmatrix} 16 \\ 128 \\ 128 \end{bmatrix} \right) \right)$$
(11)

As in the case of IDCT, an identical clipping function is used to deal with the under/overflow errors. The outputs R, G, and B are each on 8 bits unsigned. The final result is shown in Figure 14.




Figure 14. After colourspace conversion, we obtain the final decompress RGB image.

The final decompressed image, as shown on the left (a) in Figure 15, requires 16x16x3 = 768 bytes (plus a header of 13 bytes), whereas the compressed image required only 214 bytes, giving a compression ratio of more than 3x. The original image appears on the right (c). As you can see, there is some reduction in the quality due to information lost during the compression and decompression process. The center image (b) shows the decompressed image for the case when quantization matrix Q_1 from Equation 3 is used (instead of Q_0 as is the case for this example, image (a)), which during compression retains more frequency information for use during reconstruction. The use of this matrix clearly improves the quality, but reduces the compression. This discussion is summarized in the signal to noise ratio (SNR) values and file sizes given for both cases in Table 1.

	$oldsymbol{Q_0}$ image	$oldsymbol{Q_1}$ image	Original image
SNR (dB)	18.65	20.40	8
File size (bytes, including header)	214	356	781
Compression ratio	3.65	2.19	1

Table 1. Quality versus compression tradeoff for the images using quantization matrices Q_0 and Q_1 .




Figure 15. Final decompressed images using quantization matrices Q_0 (a) and Q_1 (b) and the original image (c).

Equation 12 defines the signal to noise ratio where N is the number of pixels, error is the root mean squared error, and the 255 on the numerator is the maximum value of any pixel:

$$SNR(dB) = 20 \log_{10} \left(\frac{255}{\sqrt{\frac{error}{N}}} \right)$$
 where $error = \sum_{n=0}^{N-1} (reference_pixel_n - image_pixel_n)^2$ (12)

This part of the document has provided the barebones of image compression (sufficient to work on the project). Further information on image compression can be found in the following references:

- [1] JPEG: Still Image Data Compression Standard, by William B., Pennebaker, Joan L., Mitchell, Springer; 1 edition (2006), ISBN: 0442012721
- [2] Digital Video and HDTV Algorithms and Interfaces, by Charles Poynton, Publisher: Morgan Kaufmann (2003), ISBN: 1558607927
- [3] Video Codec Design: Developing Image and Video Compression Systems, by Iain Richardson, Publisher: John Wiley & Sons (2002), ISBN: 0471485535
- [4] Introduction to Data Compression, Third Edition, by Khalid Sayood, Publisher: Morgan Kaufmann (2005), ISBN: 012620862X
- [5] Image and Video Compression for Multimedia Engineering: Fundamentals, Algorithms, and Standards, by Yun Q. Shi, Huifang Sun, Publisher: CRC Press (1999), ISBN: 0849334918
- [6] Digital Video Compression, by Peter Symes, Publisher: McGraw-Hill (2003), ISBN: 0071424873

4 Project Guidelines

The design task of implementing the overall decoder has been partitioned into three milestones which can be completed each within one week. As part of the validation methodology, implementation will proceed from the VGA display backward to the compressed input. Starting from the display end enables a visual progress check at each milestone, thereby providing the framework for incremental integration of each newly designed module into the overall system.




Figure 16. Overview of the upsampling and colourspace conversion hardware implementation (milestone 1).

4.1 The Software Model and its Integration in the Design Process

Starting with a .mic14 file, there are 3 separate source codes, 1 for each milestone. The input/output files are organized exactly like the SRAM in hardware, that is 2^{18} = 262144 locations with 16 bits per location. Each source code reads data from a software model of the SRAM, performs the necessary computation, and then writes the data back to the SRAM software model. The decoding process starts at milestone 3, and the source code "decode_m3" takes a .mic14 file and produces a .sram_d2 file. Continuing into milestone 2, the source code "decode_m2" takes a .sram_d2 file and produces a .sram_d1 file. Finally for milestone 1, "decode_m1" takes a .sram_d1 file and produces a .sram_d0 file and a .ppm file.


By separating the decoding process, we can do part of the decoding in software and part of it in hardware. The decoding software handles the first part of the decoding task and the intermediate data can be passed to a testbench or to the board, where the hardware can take over the remainder of the decoding task to produce the image. In the case of the testbench, detailed feedback can be provided which aids in tracing implementation errors, while the board provides less feedback, but a full practical

operational test. For example, to validate if milestone 1 is working properly in hardware, the .sram_d1 file can be used to initialize the SRAM and after the hardware simulation is finished, the .sram_d0 file can be used to validate if the contents of SRAM are correct.

4.2 Milestone 1: Upsampling and Colourspace Conversion

Figure 16 shows the implementation and validation plan for milestone 1. In this first week, colourspace conversion and interpolation will be tackled as indicated in the portion of the figure which shows the flow from Figure 1. This will also require some modifications to the existing state machines, to grant the decoder access to the external memory (by multiplexing). In fact, all the shaded portions of the figure will have to be built or modified. The SRAM Controller, UART SRAM Interface and VGA SRAM Interface shown in the figure have been provided in lab 5.

Figure 17 shows the memory layout which is used for milestone 1. The last portion of the memory holds the completed RGB image stored in {R0 G0}, {B0 R1}, {G1 B1} ... format (as in lab 5 experiment 1). This is where the decompressed image will reside for all three milestones and thus for the completed project as well. Where it differs from the completed project is in the fact that downsampled YUV data is stored in the SRAM as decoder stimuli, since the earlier parts of the decoder are not yet implemented. By default (from the backbone in lab 5), the UART SRAM interface writes data in the SRAM starting at address 0 and the VGA SRAM interface starts reading from address 0. Clearly, the VGA SRAM interface must be modified so that the RGB data is read from the correct segment, as indicated in Figure 17. Also, the UART receiver in lab 5 experiment 4 strips the header from the .ppm file, which is no longer needed.



SRAM memory map (256k locations with 16 bits per location)

Figure 17. Memory layout for milestone 1.




Figure 18. Instantiation of a single 32-bit multiplier.

Figure 18 shows how a single 32-bit integer multiplier can be instantiated in your design. As will be elaborated on soon, to end up with a resource efficient implementation, multipliers must be shared because they are costly in terms of logic resources. Specifically, for this milestone you are given the constraint of 4 multipliers (with input operands on 32 bits or less). Note, these 4 multipliers are shared among colourspace conversion and upsampling, thus there will be a total of three instantiations of the form for Figure 18 (note, however, you are required to meet utilization constraints). Each of these tasks comprises more than one multiplication, so the multipliers for each task must be shared. For this reason, the instantiation given in Figure 18 should be used, and the signals Mult_op_1, Mult_op_2 and Mult_result should be multiplexed.

By explicitly instantiating multipliers, we are certain to have that many multipliers used in hardware. For example, in the following code snippet:

```
always_comb begin
  if (select == 1'b0) a = b*c;
  else a = d*e;
end
```

The multiplications happen at mutually exclusive times, so we could have 1 hardware multiplier with b and d multiplexed at one input to the multiplier, and d and d multiplexed at the other input to the multiplier. However, this not explicitly stated, so the computer-aided design (CAD) tool (in our case, Quartus) may choose to instantiate 2 hardware multipliers to compute both $d \cdot d$ and $d \cdot d$, and then take these 2 results and multiplex them to obtain the output d. To avoid this problem, we can explicitly specify that 1 (and only 1) multiplier should be used by multiplexing the operands:

```
always_comb begin
  if (select == 1'b0) begin
    op1 = b;
    op2 = c;
  end
  else begin
    op1 = d;
    op2 = e;
  end
end
assign a = op1*op2;
```

Next, some architectural examples are provided regarding how the multipliers can be shared.

Figure 19 shows a straightforward implementation of a FIR filter, where the samples are stored in a shift-register structure. In this case each sample undergoes a constant multiplication, and the results are all combined using an adder tree. Although this is attractive from the throughput perspective, as one filtered sample may be obtained every clock cycle, it is costly from the resource standpoint, especially considering that one such filter would be required for each component which must be upsampled (U and V). Furthermore, we must consider if we can actually receive a new U and a new V sample on every clock cycle, if we cannot then on some clock cycles this hardware will be under-utilized. A similar argument applies to whether or not we can process 1 upsampled U and 1 upsampled V per clock cycle after the FIR filter.




Figure 19. Resource inefficient FIR filter implementation.

In Figure 20, we see how a single multiplier can be shared to accomplish the same computation as Figure 19, but at the expense of throughput. In this case, the boxed portion is known as a Multiply-Accumulate (MAC) unit, which works by always multiplying the two inputs, and adding the result to the register (known as the accumulation register or accumulator), and then storing that result back in the accumulator, to become an operand in the next clock cycle. The FSM guides the selection of both the sample and the constant factor, as well as initialization, which in this case is to account for the +128 in the upsampling equations of Equation 10, also shown in Figure 19. Using this architecture, only one multiplier is required, however, each reconstructed sample requires 7 clock cycles to produce instead of 1 as in the previous case. This is an example of a typical architectural tradeoff between resource usage and throughput.




Figure 20. Resource efficient FIR filter implementation.

Figure 21 shows a cost-effective FIR implementation which is similar to Figure 20, but with the important distinction that the multiplexer that selects between the different samples (as set up by the FSM) is eliminated. The same result can be obtained by leveraging the shift structure that is already present due to the reuse of the majority of the samples in calculating adjacent reconstructed samples. Now instead of the FSM setting up select lines on a mux to obtain a desired sample, the calculation proceeds by holding the shift for the first clock cycle (during initialization of the accumulator to 128), and during the next 6 clock cycles, the samples are circularly shifted, each time the contents of the rightmost register being accumulated. At the end of these 6 clock cycles, each of the data returns to its original register, and the accumulation is complete (a new reconstructed sample has been produced). Although identical to Figure 20 in throughput, elimination of the large sample selector mux makes this design substantially more efficient. If one is more adventurous, we can exploit the symmetry of the FIR filter to need only 3 multiplications per upsample, however this is **not required in this project**.




Figure 21. Resource efficient FIR filter implementation.

In addition to the FIR filter implementation, we are faced with the challenge of sharing a multiplier for colourspace conversion. Figure 22 shows the straightforward way to implement Equation 11, with the advantage of high throughput (one full RGB pixel per clock cycle). However, due to the constraints of using only **four multipliers** for both interpolation and colourspace conversion, this solution is not suitable for our implementation.




Figure 22. Resource inefficient colourspace conversion implementation.

In the same way that the MAC concept may be used to share multiplications for the FIR filters, it may be used for colourspace conversion. The data path for this is shown in Figure 23. In this case, the use of the mux between samples is sufficient since there are fewer samples from which to select, and the logic for the shift structure is not already in place as was the case for the FIR filter.




Figure 23. Resource efficient colourspace conversion implementation.

Copyright © Jason Thong, Adam Kinsman, and Nicola Nicolici Digital Systems Design Course at McMaster University, Canada As emphasized during lab 5, state tables are a powerful way of capturing and synthesizing information about a state machine. Table 2 provides a good starting point for a state table that can be used for milestone 1. You are very strongly urged to use state tables throughout development, verification and debugging.

State code / clock cycle	0	1	2	3	4	5	l
SRAM_address							
SRAM_read_data							
SRAM_write_data							
SRAM_we_n							
R							
G							
В							
Υ							
U'							
U[(j+5)/2]							
U[(j-5)/2]							
V'							
V[(j+5)/2]							
V[(j+5)/2]							

Table 2. A starting point for the state table in milestone 1.

The average utilization of the 4 multipliers for milestone 1 must be at least 85%. The utilization of a multiplier is defined as the number of clock cycles a multiplier is used to perform calculations divided by the total number of clock cycles for the respective milestone. For clarification purposes, consider the following example on a hypothetical milestone whose duration is 100 clock cycles. Let's assume we use two multipliers. The first multiplier performs calculations for 75 clock cycles, hence its utilization is 75%. The second multiplier performs calculations for 95 clock cycles, hence its utilization is 95%. For this hypothetical milestone the average utilization is 85%.

Finally, as it is the case for any digital design project, one should not be wasteful with hardware resources. In your project report you will need to justify your design decisions, e.g., the need for registers, and their purpose.

4.3 Milestone 2: IDCT

Figure 24 shows the overview for milestone 2 which is the implementation of IDCT. As before, the shaded portions of the figure indicate what needs to be built or modified. In particular, notice that the FSM and the logic in the top state machine (bottom portion of the figure) do not need to be modified, since in the previous milestone you have made provision for the decoder circuitry (all of which will eventually reside in the block currently labeled "Partial Decoder") to access the SRAM.

As discussed in Section 4.1, the software model can be used to generate the necessary initialization and verification data for the SRAM. This data is used by the testbench for validation, and it can be sent to the

board with a working design to get visual confirmation that the IDCT and upsampling and colourspace conversion are working together.




Figure 24. Overview of the IDCT implementation (milestone 2).

In Figure 25, the memory map for milestone 2 is provided, which is similar to that for milestone 1. The pre-IDCT data is stored as 1 value per memory location whereas the post-IDCT data (YUV) is stored as 2 values per memory location. Note that after IDCT is complete, the RGB data computed in milestone 1 will overwrite some the pre-IDCT data (used to initialize the SRAM for milestone 2).

Like milestone 1, the blocks are divided into segments of Y, segments of (downsampled) U, and segments of (downsampled) V. However, way the data is accessed is different. In milestone 2, we want to fetch an entire 8x8 block of pre-IDCT data, perform IDCT and write it back to the YUV memory space. To determine the addressing for writing post-IDCT samples back to the memory, observe Figure 12 and note that the block from block row 0, block column 0 of the Y plane (Y 0,0) contains data from row 0, row1, ... row 7 of the image, all in columns 0 to 7 of the image. Extending this to the case of a 320x240 image, and noting that we have two samples per address, our write addressing for block 0 should be: 0 ... 3, ..., 1120 ... 1123 (as shown in Figure 26). For the second block of the first block row (Y 0,1), we have: 4 ... 7, ..., 1124 ... 1127. Once all the Y blocks have been processed, we proceed to U and V, with the important distinction that these two planes are downsampled and thus contain half the number of columns which Y contained. Thus U 0,0 would reside in addresses (38400+): 0 ... 3, ..., 560 ... 563. The last block V 29,19 would reside in addresses (57600+): 18636 .. 18639, ..., 19196 ... 19199.




Figure 25. Memory layout for milestone 2.




Figure 26. Reading pre-IDCT values and writing back YUV data to the external SRAM.

Like writing, the read addressing will also jump as we move from one pixel row to another within the same 8x8 block. However, now only 1 value is stored per memory location. To go across a row, the address simply increments. Within the same pixel column, to go down a pixel row (still within same 8x8 block), the address increases by 320 (for Y, but only by 160 for U and V). Finally we add the appropriate offset depending on which colour segment we are in. Thus to read block Y 0,0 we use addresses (76800+): 0 ... 7, ..., 2240 ... 2247 (as in Figure 26). Likewise to read block Y 0,1 we use (76800+): 8 ... 15, ..., 2248 ... 2255. On the next block row, to read block Y 1,0 we use (76800+): 2560 ... 2567, ..., 4800 ... 4807. For the block U 0,0 we use (153600+): 0 ... 7, ..., 1120 ... 1127 (please note for U and V we have half the columns, hence there are half the number of blocks per row).




Figure 27. MAC unit for block IDCT.

Figure 27 shows a MAC unit which may be used for calculating part of the IDCT on a single block of samples. Recall that the IDCT is simply a pair of matrix multiplications. Since a matrix multiplication with a constant coefficient matrix is nothing more than the sum of a number of products of the samples with constants, the MAC unit will meet the architectural need. The role of the FSM is to initialize the accumulator at the appropriate times, and to set up the addresses properly to obtain the correct sample and coefficient in each clock cycle. Using such a unit, the pre- and post matrix multiplication can be done concurrently (the number of multipliers for this milestone is clarified below).

To facilitate a simple hardware implementation, we can read from dual-port memories both and the fixed point cosine coefficients (Equation 9) and the data value (pre-IDCT values or intermediate values after the first matrix multiplication). It is your task to determine a suitable memory layout for the dual-port RAMs. Because you are given this freedom, you must provide the appropriate .hex or .mif file to specify the dual-port memory initialization, in particular for the fixed-point cosine coefficients.

To maximize the utilization from the embedded memories, it is recommended that both ports are used and that the memory is organized on 32 bits per location (which is the maximum width allowed). It is your choice as to whether the results after the second matrix multiplication are written directly to the SRAM or buffered first in a dual-port RAM.

In this milestone, you may use 3 dual-port RAMs (of 4Kb capacity and not more than 32 bits per location) and only 4 multipliers are allowed (with input operands on 32 bits or less). Note also, the average utilization of the 4 multipliers for milestone 2 must be at least 90%.

You are encouraged to use a state table such as the one in Table 3 during your development.

State code / clock cycle	0	1	2	3	4	5	
SRAM_address							
SRAM_read_data							
SRAM_write_data							
SRAM_we_n							
Address_0							
Data_in_0							
Write_en_0							
Data_out_0							
Address_1							
Data_in_1							
Write_en_1							
Data_out_1							
S							
S'							
С							

Table 3. A starting point for the state table in milestone 2.

4.4 Milestone 3: Lossless Decoding and Dequantization





Figure 28. Lossless decoding, dequantization, and complete integration (milestone 3).

Finally, once colourspace conversion, interpolation and IDCT are complete, we can move on to lossless decoding, where the compressed bitstream itself is parsed and the raw blocks are extracted and dequantized before being passed to the block IDCT, which completes the IDCT and writes the complete block of YUV data (belonging to the downsampled image of Figure 1) back to the SRAM. Once this milestone is complete, you will have a working image decoder.



(256k locations with 16 bits per location)

SRAM memory map

Figure 29. Memory layout for milestone 3.

Because the decoding process works on blocks of 8x8, after a block is decoded, it is immediately passed to block IDCT (milestone 2) by buffering into an embedded memory that is written to by milestone 3 and read from by milestone 2. The SRAM read address logic from milestone 2 will no longer be needed when milestones 2 and 3 work concurrently. Nevertheless, it is very important to note that you are strongly recommended to get milestone 3 working independently before integrating it to work concurrently with milestone 2. This will give you the chance to first understand the functionality and work out the implementation details for the lossless decoder and the dequantizer, and only then you can focus on dealing with concurrency-related that will arise while doing the integration with milestone 2.

The memory layout for milestone 3 is shown above in Figure 29. No memory is allocated for the pre-IDCT data, rather this is processed by milestone 2 before being written back to the SRAM. After this, the RGB data generated by milestone 1 may overwrite the compressed image bitstream.

The basic decoding process is captured in Figure 8, at the beginning of the image decompression example. This flow chart can be used to construct a state table for guiding your state machine implementation. Part of the challenge of the lossless decoding is implementation of a serializer which enables extraction of the coefficient data, by reading 16 bit words stored in the SRAM and delivering them to the decoder in a serial fashion. Figure 30 shows the basic architecture of the serializer. A custom FSM is required to drive the SRAM address and to increment it only if all the bits have been extracted from the current memory location. A 32-bit shift-register can be used to buffer the data on-chip, as codes and values may span 2 memory locations. In each clock cycle, the mux network will

choose which bits from the location will be processed and therefore also shifted out of the 32-bit shift-register. Note the shifting of bits in this 32-bit buffer may happen over more than one clock cycle, depending on your FSM (for example, we may shift out 6 bits by doing a shift by 3 on two consecutive clock cycles).




Figure 30. SRAM data serialized for extracting coefficients.

Once the coefficients have been extracted they must be dequantized before being placed in the dual-port RAM to await the block IDCT. Due to the special structure of the two possible quantization matrices (as in Equation 3), which contain only powers of two, a barrel shifter structure can be used to implement the dequantization (the type of the quantization matrix must also be used as an input to this barrel shifter). Furthermore, note the scan sequence of Figure 4 must be implemented so that the values are delivered from the bitstream to the correct locations in the 8x8 block.

To facilitate an easier integration between block IDCT and lossless decoding and quantization, you are allowed one extra dual-port RAM (of 4Kb capacity and not more than 32 bits per location), thus a total of 4 dual-port RAMs can be used in milestones 2 and 3 together. This extra RAM can be used for loading the out-of-order pre-IDCT values, and then during the clock cycles when milestone 2 does not need to fetch pre-IDCT values, the content from this extra embedded RAM can be loaded into the embedded RAM shared between milestones 2 and 3. You may also choose to write directly to the embedded RAM shared between milestones 2 and 3 (without the additional embedded RAM), however this requires more design effort to ensure no scheduling conflicts between writing from milestone 3 and reading from milestone 2.

To handle a runs of zeros, there are two basic approaches. One method is to simply write a sequence of zeros when it happens (in different memory locations, and thus over several clocks). The other method is to initialize all values to zero, and then when a run of zeros is decoded, we can skip over that many memory locations.

Finally, successful implementation of the lossless decoding and dequantization relies heavily on getting your state machine to work properly, and synchronizing the signals between the state machine and the dual-port RAMs (used for IDCT), the serializer, the top-level state machine, etc.

ENJOY!

5 Appendix A: Summary of Data Flow and Computation

5.1 Milestone 1

<u>Input</u>: data is represented as **8 bits unsigned**. Each SRAM location contains 2 values. There are separate sections for Y, U, and V. Within each section data is stored in raster-scan order (across first, then down).

<u>Computation</u>: it is advised to do *all arithmetic on 32 bits signed*. Upsample the odd values of U and V (no clipping here). Each pixel is independently converted from YUV to RGB, after this clipping to *8 bits unsigned* is done. In this milestone you **must** use *4 multipliers* with at least 85% utilization.

$$U'[j] = \begin{cases} U\left[\frac{j}{2}\right] & j \ even \\ (int)\frac{1}{256}\left(21U\left[\frac{j-5}{2}\right] - 52U\left[\frac{j-3}{2}\right] + 159U\left[\frac{j-1}{2}\right] + 159U\left[\frac{j+1}{2}\right] - 52U\left[\frac{j+3}{2}\right] + 21U\left[\frac{j+5}{2}\right] + 128\right) & j \ odd \\ \begin{bmatrix} R \\ G \\ B \end{bmatrix} = (int)\frac{1}{65536}\left(\begin{bmatrix} 76284 & 0 & 104595 \\ 76284 & -25624 & -53281 \\ 76284 & 132251 & 0 \end{bmatrix}\left(\begin{bmatrix} Y \\ U \\ V \end{bmatrix} - \begin{bmatrix} 16 \\ 128 \\ 128 \end{bmatrix}\right)\right) \end{cases}$$

<u>Output</u>: each of R, G and B are **8 bits unsigned**. Data for 2 pixels requires 3 SRAM locations to store. The memory layout of the RGB segment resembles lab 5 experiment 1 (see Figure 17 for starting address).

5.2 Milestone 2

<u>Input</u>: data is represented as **16 bits signed**.

<u>Computation</u>: it is advised to do *all arithmetic on 32 bits signed*. There are 2 matrix multiplications per output 8x8 block, after which each value is clipped to *8 bits unsigned*. Take note of the SRAM access pattern since data is processed in blocks of 8x8. *Up to 3 dual-port memories* (of 4Kb capacity and not more than 32 bits per location) can be used and it is your choice on how these are organized. In this milestone you must use *4 multipliers* with at least 90% utilization.

$$S = (int) \frac{1}{65536} \left(C^T \times (int) \frac{1}{256} (S'C) \right)$$

Output: 8 bits unsigned values are written to the SRAM, 2 values per SRAM location.

5.3 Milestone 3

<u>Input</u>: the .mic14 file is a *bitstream*, to get the next bit we go from most significant bit to least significant bit within the same SRAM location, then only go to the next SRAM location.

<u>Computation</u>: decode each 8x8 block independently. Each prefix code may produce several values. Values are processed in the zigzag order for each block. For each value, once the position in the 8x8 block is known, dequantization is applied. Which quantization matrix to use must be extracted from the .mic14 header. *One extra dual-port memory* (same as the 3 memories from milestone 2) may be used.

<u>Output</u>: each dequantized value is represented as **16 bit signed**. Before you integrate milestone 3 into milestone 2, it is strongly recommended that you implement it separately, in which case take note of the SRAM access pattern since data is processed in blocks of 8x8.