

### NUM3 sur owncloud




# III – Exercice sur l'unité de contrôle

Patrick.Garda@upmc.fr





#### **Control Unit**





#### The MIPS-lite Subset

- add, sub, and, or, slt; e.g.
  - add rd, rs, rt
  - sub rd, rs, rt
- immediate; e.g.
  - ori rt, rs, imm16
- memory reference; e.g.
  - Iw rt, rs, imm16
  - sw rt, rs, imm16
- branch:
  - beq rs, rt, imm16


| 31 | 26        | 21        | 16           | 11     | 6                | 0      |
|----|-----------|-----------|--------------|--------|------------------|--------|
|    | ор        | rs        | rt           | rd     | shamt            | funct  |
|    | 6 bits    | 5 bits    | 5 bits       | 5 bits | 5 bits           | 6 bits |
| 31 | 26        | 21        | 16           |        |                  | 0      |
|    | ор        | rs        | rt           | i      | mmediate         |        |
|    | 6 bits    | 5 bits    | 5 bits       |        | 16 bits          |        |
| 31 | 26        | 21        | 16           |        |                  | 0      |
|    | op        | rs        | rt           | i      | mmediate         |        |
|    |           |           |              |        |                  |        |
|    | 6 bits    | 5 bits    | 5 bits       |        | 16 bits          |        |
| 31 | 6 bits 26 | 5 bits 21 | 5 bits<br>16 |        | 16 bits          | 0      |
| 31 |           |           |              | i      | 16 bits mmediate | 0      |

### Instruction definition

```
op | rs | rt | rd | shamt | funct = MEM[ PC ]
op | rs | rt | Imm16 = MEM[ PC ]
```

| inst  | Register Transfers  |  |
|-------|---|--|
| ADD   | $R[rd] \leftarrow R[rs] + R[rt];$   | PC <- PC + 4   |
| SUB   | $R[rd] \leftarrow R[rs] - R[rt];$   | PC <- PC + 4   |
| ORI   | $R[rt] \leftarrow R[rs] \mid zero\_ext(Imm16);$   | PC <- PC + 4   |
| LOAD  | $R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)];$  | PC <- PC + 4   |
| STORE | <b>MEM</b> [ <b>R</b> [ <b>rs</b> ] + <b>sign_ext</b> ( <b>Imm16</b> ) ] <- <b>R</b> [ <b>rt</b> ]; | PC <- PC + 4   |
| BEQ   |   | <pre>if ( R[rs] == R[rt] )    PC &lt;- PC + 4 + ( SignExt(imm16) x 4 ) else    PC &lt;- PC + 4</pre> |

#### Single Cycle Datapath





## Opcodes and control signal codes

| # bit       | 31           | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15    | 14    | 13    | 12 | 11 | 10 | 9     | 8  | 7 | 6 | 5 | 4 | 3   | 2  | 1 0 |
|-------------|--------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|-------|-------|----|----|----|-------|----|---|---|---|---|-----|----|-----|
| Instruction | ction OPCODE |    |    |    | rs |    |    |    | rt |    |    | ?  |    |    |    |    |       |       |       |    |    |    |       |    |   |   |   |   |     |    |     |
| ADD         | 1            | 1  | 0  | 0  | 0  | 0  |    |    | rs |    |    |    |    | rt |    |    |       |       | rd    |    |    |    | sh    | am | t |   |   |   | fun | ct |     |
| SUB         | 0            | 1  | 0  | 0  | 0  | 0  |    | rs |    |    |    |    | rt |    |    | rd |       |       | shamt |    |    |    | funct |    |   |   |   |   |     |    |     |
| ORI         | 0            | 0  | 1  | 0  | 0  | 0  |    | rs |    |    |    |    |    | rt |    |    |       | imm16 |       |    |    |    |       |    |   |   |   |   |     |    |     |
| LD          | 0            | 0  | 0  | 1  | 0  | 1  |    |    | rs |    |    |    |    | rt |    |    |       | imm16 |       |    |    |    |       |    |   |   |   |   |     |    |     |
| ST          | 0            | 0  | 0  | 1  | 0  | 0  |    |    | rs |    |    |    |    | rt |    |    | imm16 |       |       |    |    |    |       |    |   |   |   |   |     |    |     |
| В           | 0            | 0  | 0  | 0  | 1  | 0  |    | rs |    |    |    |    |    | rt |    |    | imm16 |       |       |    |    |    |       |    |   |   |   |   |     |    |     |

| ALUctr Codes |            |    |  |  |  |  |  |  |  |
|--------------|------------|----|--|--|--|--|--|--|--|
| # bit        | <b>A</b> 1 | A0 |  |  |  |  |  |  |  |
| ZERO         | 0          | 0  |  |  |  |  |  |  |  |
| ADD          | 0          | 1  |  |  |  |  |  |  |  |
| SUB          | 1          | 0  |  |  |  |  |  |  |  |
| OR           | 1          | 1  |  |  |  |  |  |  |  |

| ExtOp Codes        |   |  |  |  |  |  |  |  |
|--------------------|---|--|--|--|--|--|--|--|
| Unsigned extension | 0 |  |  |  |  |  |  |  |
| Signed extension   | 1 |  |  |  |  |  |  |  |

MUX codes are given in the block diagram



| Control signals | « 1 » for instructions: | Boolean expression: |
|-----------------|-------------------------|---------------------|
| nPC_sel         |                         |                     |
| RegWr           |                         |                     |
| RegDst          |                         |                     |
| <b>ExtOp</b>    |                         |                     |
| <u>ALUSrc</u>   |                         |                     |
| ALUctr          |                         |                     |
| MemWr           |                         |                     |
| MemtoReg        |                         |                     |


# IV - Bascules : temps de prépositionnement et de maintien

Patrick.Garda@upmc.fr






## Latch D



- Si E = 0 Latch verrouillé
- Si E = 1 Latch transparent




#### Bascule D



- Si C = 0
  - Latch Maître transparent
  - Latch Esclave verrouillé

- Si C = 1
  - Latch Maître verrouillé
  - Latch Esclave transparent

## Temps prépositionnement



Tsu

- Tco Tc-to-Q Tp
- Temps prépositionnement
   Temps propagation

- - Temps maintien


# V - Période du processeur monocycle

Patrick.Garda@upmc.fr






#### Clocking Methodology




- All storage elements are clocked by the same clock edge
- Cycle Time = CLK-to-Q + Longest Delay Path + Setup + Clock Skew
- (CLK-to-Q + Shortest Delay Path Clock Skew) > Hold Time

#### Register-Register Timing



#### Worst Case Timing (Load instruction) Clk Clk-to-Q **New Value** Old Value PC Instruction Memory Access Time Rs, Rt, Rd, Old Value New Value Op, Func Delay through Control Logic **ALUctr** Old Value New Value Old Value **New Value** ExtOp Old Value **New Value ALUSrc** MemtoReg Old Value **New Value** Register Write Occurs RegWr Old Value **New Value** Register File Access Time Old Value **New Value** busA Delay through Extender & Mux busB Old Value **New Value** ALU Delay Old Value New Value Address Data Memory Access Time + Mux Delay Old Value busW New Register file setup

### What is the minimum clock period?



## Library Timing Data

|                  | ALU/Adder | Extender | MUX   | Control circuit | Register file<br>PC | Memory |
|------------------|-----------|----------|-------|-----------------|---------------------|--------|
| Propagation time | 20 ns     | 10 ns    | 10 ns | 20 ns           | 10 ns               | 20 ns  |
| Setup time       |           |          |       |                 | 10 ns               | 10 ns  |
| Hold time        |           |          |       |                 | 0 ns                | 0 ns   |



#### Units:

Step2

Step3

Step1

Instr

| ADD/SUB |       |       |       |       |       |       |       |       |       |        |       |  |
|---------|-------|-------|-------|-------|-------|-------|-------|-------|-------|--------|-------|--|
| ORI     |       |       |       |       |       |       |       |       |       |        |       |  |
| LD      |       |       |       |       |       |       |       |       |       |        |       |  |
| ST      |       |       |       |       |       |       |       |       |       |        |       |  |
| BEQ     |       |       |       |       |       |       |       |       |       |        |       |  |
| Timing: |       |       |       |       |       |       |       |       |       |        |       |  |
| Instr   | Step1 | Step2 | Step3 | Step4 | Step5 | Step6 | Step7 | Step8 | Step9 | Step10 | Total |  |
| ADD/SUB |       |       |       |       |       |       |       |       |       |        |       |  |
| ORI     |       |       |       |       |       |       |       |       |       |        |       |  |
| LD      |       |       |       |       |       |       |       |       |       |        |       |  |
| ST      |       |       |       |       |       |       |       |       |       |        |       |  |
| BEQ     |       |       |       |       |       |       |       |       |       |        |       |  |

Step5 Step6 Step7

Step8 Step9 Step10

Total

Step4