

Instruction Encoding Table(RV32I)

rv32i_cpu by 王靖尧, 吴长轩, 王泽锴

Instruction	Type	Opcode (bin)	Funct3	Funct7	Verilog Operation / Description
LUI	U	01101111	-	-	rd = imm << 12
AUIPC	U	00101111	-	-	rd = PC + (imm << 12)
JAL	J	11011111	-	-	rd = PC+4; PC += imm
JALR	I	11001111	000	-	rd = PC+4; PC = (rs1+imm)&~1
BEQ	B	11000111	000	-	if(rs1==rs2) PC += imm
BNE	B	11000111	001	-	if(rs1!=rs2) PC += imm
BLT	B	11000111	100	-	if(rs1<rs2) PC += imm (signed)
BGE	B	11000111	101	-	if(rs1>=rs2) PC += imm (signed)
LB	I	00000111	000	-	Load Byte
LH	I	00000111	001	-	Load Half
LW	I	00000111	010	-	Load Word
SB	S	01000111	000	-	Store Byte
SH	S	01000111	001	-	Store Half
SW	S	01000111	010	-	Store Word
ADDI	I	00100111	000	-	rd = rs1 + imm
SLTI	I	00100111	010	-	Set Less Than Imm
ANDI	I	00100111	111	-	rd = rs1 & imm

Instruction	Type	Opcode (bin)	Funct3	Funct7	Verilog Operation / Description
ORI	I	0010011	110	-	<code>rd = rs1 imm</code>
XORI	I	0010011	100	-	<code>rd = rs1 ^ imm</code>
SLLI	I	0010011	001	0000000	<code>rd = rs1 << shamt</code>
SRLI	I	0010011	101	0000000	<code>rd = rs1 >> shamt (logical)</code>
SRAI	I	0010011	101	0100000	<code>rd = rs1 >>> shamt (arithmetic)</code>
ADD	R	0110011	000	0000000	<code>rd = rs1 + rs2</code>
SUB	R	0110011	000	0100000	<code>rd = rs1 - rs2</code>
SLL	R	0110011	001	0000000	<code>rd = rs1 << rs2</code>
SLT	R	0110011	010	0000000	Set Less Than
XOR	R	0110011	100	0000000	<code>rd = rs1 ^ rs2</code>
SRL	R	0110011	101	0000000	<code>rd = rs1 >> rs2</code>
SRA	R	0110011	101	0100000	<code>rd = rs1 >>> rs2</code>
OR	R	0110011	110	0000000	<code>rd = rs1 rs2</code>
AND	R	0110011	111	0000000	<code>rd = rs1 & rs2</code>