

D. OUTPUT INTERLOCK / GATE MUTUAL EXCLUSION NETWORK

MOTOR RUN OUTPUT INTERLOCK




P20 SHALL BE ON ONLY
DURING S30 TRANSFER TO TEST
OR S90 TRANSFER TO OUTFEED.

CLAMP OUTPUT INTERLOCK




P22 SHALL BE OFF
DURING MOTOR TRANSFER STATES
S30 AND S90.




M0020, M0021, AND M0022 SHALL BE RESET
ON M0113 ST_S100, M0003 STOP_REQUEST,
OR M0120 ST_SF0.


PASS GATE OUTPUT INTERLOCK



FAIL GATE OUTPUT INTERLOCK




RETEST GATE OUTPUT INTERLOCK



P23, P24, AND P25 SHALL BE MUTUALLY EXCLUSIVE.
ONLY ONE SORT GATE OUTPUT MAY BE ON AT ANY TIME.

E. FAULT / RESET / INDICATOR NETWORK

FAULT SET



ANY PROCESS TIMEOUT, INVALID TEST RESULT,
OR MCU COMMUNICATION FAULT SHALL SET M0120.

FAULT HOLD RESET



FAULT RESET PERMITTED ONLY WHEN SAFETY IS READY.

RED TOWER LAMP




ALARM BUZZER




FINAL BUZZER PATTERN MAY BE CONTINUOUS OR PULSED.
SEE DWG 012.

GREEN TOWER LAMP



YELLOW TOWER LAMP



GATE POSITION CONFIRM TO S90 TRANSITION
SEE DWG 011 / SHT 1 OF 2

PLC OUTPUT INTERLOCK MATRIX:
SEE DWG 011 / SHEET 2 OF 2.

ALARM / TIMER / INDICATOR MATRIX:
SEE DWG 012.

NO.	DATE	REVISION
A	2026-09-14	INITIAL RELEASE

DWG TITLE

EDS Wafer Map Linked Package
Final Test and Multi-Bin Sorting Cell

LADDER FUNCTIONAL NETWORK

DRAWN BY	DATE
J. H. KO	2026-09-14

DWG NO
013

SHEET NO
4 OF 4