
A. PLC PROGRAM EXECUTION BLOCK DIAGRAM PROGRAM NETWORK ORGANIZATION – CONCEPTUAL LOGIC FLOW



LADDER NETWORK BLOCK INDEX

Network	Function Block	Main Input / Register	Main Output / Memory	Reference
00	PLC Input Image	P00~P0B	Input Status Bits	DWG 007
01~02	Safety / Operator Interlock	P00, P01, P02, P03, P07	Safety / Start / Stop / Reset Status	DWG 006 / 011
03~09	Auto Sequence State Machine	P04~P0B, D0020, D0021	M0100~M0114	DWG 011
10	MCU Test Handshake	D0020~D0023	D0022 Test Request / MCU Status	DWG 011 / 012
11~12	Gate / Output Interlock	State Bits, P09, P0A, P0B	P20~P25	DWG 012
13	Alarm / Fault Manager	Timeout / Invalid Data / Watchdog	M0120, ALM-001~108	DWG 012
14	Tower Lamp / Buzzer	State / Alarm Status	P26~P29	DWG 012
15	PLC Output Image	P20~P29	Field Device Command	DWG 008

NO.	DATE	REVISION
A	2026-09-10	INITIAL RELEASE

DWG TITLE

EDS Wafer Map Linked Package
Final Test and Multi-Bin Sorting Cell

PLC LADDER PROGRAM STRUCTURE

DRAWN BY: J. H. KO
DATE: 2026-09-10
DWG NO: 013
SHEET NO: 1 OF 3