


ECE4700J Computer Architecture



Topic 4

Advanced Processors II

Xinfei Guo xinfei.guo@sjtu.edu.cn


June 3rd, 2024



T4 learning goals

- Advanced Processors
 - Section I: Superpipelined & Superscalar Pipelines
 - Section II & III: Out-of-order (OoO) Pipelines

Sequential ISA Bottleneck



Multiple Issue

- Static multiple issue (software based)
 - Compiler groups instructions to be issued together
 - Packages them into "issue slots"
 - Compiler detects and avoids hazards
- Dynamic multiple issue (hardware based)
 - CPU examines instruction stream and chooses instructions to issue each cycle
 - Compiler can help by reordering instructions
 - CPU resolves hazards using advanced techniques at runtime



Static Multiple Issue

- Compiler groups instructions into "issue packets"
 - Group of instructions that can be issued on a single cycle
 - Determined by pipeline resources required
- Think of an issue packet as a very long instruction
 - Specifies multiple concurrent operations
 - ⇒ Very Long Instruction Word (VLIW)

Example

A two-issue (dual-issue) pipeline in operation

Instruction type				Pipe st	ages			
ALU or branch instruction	IF	ID	EX	MEM	WB			
Load or store instruction	IF	ID	EX	MEM	WB			
ALU or branch instruction		IF	ID	EX	MEM	WB		
Load or store instruction		IF	ID	EX	MEM	WB		
ALU or branch instruction			IF	ID	EX	MEM	WB	
Load or store instruction			IF	ID	EX	MEM	WB	
ALU or branch instruction				IF	ID	EX	MEM	WB
Load or store instruction				IF	ID	EX	MEM	WB

Loop Unrolling

- A Compiler Technique
- Replicate loop body to expose more parallelism
 - Reduces loop-control overhead
- Use different registers per replication
 - Called "register renaming"
 - Avoid loop-carried "anti-dependencies"
 - Store followed by a load of the same register
 - Aka "name dependence"
 - Reuse of a register name



Loop Unrolling Example (4 iterations)

	ALU/branch	Load/store	cycle
Loop:	addi x20,x20,-32	ld x28, 0(x20)	1
	nop	ld x29, 24(x20)	2
	add x28,x28,x21	ld x30, 16(x20)	3
	add x29,x29,x21	ld x31, 8(x20)	4
	add x30,x30,x21	sd x28, 32(x20)	5
	add x31,x31,x21	sd x29, 24(x20)	6
	nop	sd x30, 16(x20)	7
	blt x22,x20,Loop	sd x31, 8(x20)	8

IPC = 14/8 = 1.75

X28, x29, x30 are new!

Note how the address was updated!

Closer to 2, but at cost of registers and code size

```
Loop: ld x31,0(x20) // x31=array element add x31,x31,x21 // add scalar in x21 sd x31,0(x20) // store result addi x20,x20,-8 // decrement pointer blt x22,x20,Loop // branch if x22 < x20
```



Compiler Scheduling Requires

Enough registers

- To hold additional "live" values
- Example code contains 7 different values (including sp)
- Before: max 3 values live at any time → 3 registers enough
- After: max 4 values live → 3 registers not enough

```
Original
                                            Wrong!
1d [sp+4] \rightarrow r2
                                           1d [sp+4] \rightarrow r2
                                           1d [sp+8] \rightarrow r1
1d [sp+8] \rightarrow r1
add r1, r2 \rightarrow r1 //stall \nearrow
                                           1d [sp+16] \rightarrow r2
st r1 \rightarrow [sp+0]
                                           add r1, r2 \rightarrow r1 // wrong r2
ld [sp+16] \rightarrow r2
                                            1d [sp+20] \rightarrow r1
                                           st r1 \rightarrow [sp+0] // wrong r1
1d [sp+20] \rightarrow r1
sub r2, r1 \rightarrow r1 //stall
                                           sub r2, r1 \rightarrow r1
st r1 \rightarrow [sp+12]
                                           st r1 \rightarrow [sp+12]
```

Compiler Scheduling Requires

Alias analysis

- Ability to tell whether load/store reference same memory locations
 - Effectively, whether load/store can be rearranged
- Previous example: easy, loads/stores use same base register (sp)
- New example: can compiler tell that r8 != r9?
- Must be conservative

```
Wrong(?)
Before
1d [r9+4] \rightarrow r2
                                           1d [r9+4] \rightarrow r2
ld [r9+8] \rightarrow r3
                                           ld [r9+8] →r3
                                           ld [r8+0] \rightarrow r5 //does r8==r9?
add r3, r2 \rightarrow r1 //stall
st r1 \rightarrow [r9+0]
                                           add r3, r2 \rightarrow r1
1d [r8+0] \rightarrow r5
                                           ld [r8+4] \rightarrow r6 //does r8+4==r9?
ld [r8+4] \rightarrow r6
                                           st r1 \rightarrow [r9+0]
sub r5, r6\rightarrowr4 //stall
                                           sub r5, r6\rightarrowr4
st r4 \rightarrow [r8+8]
                                           st r4 \rightarrow [r8+8]
```

VLIW: Very Long Insn Word

- A compiler-centric technique
 - Effectively, a 1-wide pipeline, but unit is an N-insn group
 - Compiler guarantees insns within a VLIW group are independent
 - If no independent insns, slots filled with nops
 - Group travels down pipeline as a unit
 - Simpler I\$/branch prediction
 - Compiler guarantees all instructions in bundle independent
 - Doesn't help bypasses or register file
 - Not compatible across machines of different widths




VLIW Compiler Responsibilities

Schedule operations to maximize parallel execution

Guarantees intra-instruction parallelism

- Schedule to avoid data hazards (no interlocks)
 - Typically separates operations with explicit NOPs

VLIW: Very Long Instruction Word



- Multiple operations packed into one instruction
- Each operation slot is for a fixed function
- Constant operation latencies are specified
- Architecture requires guarantee of:
 - Parallelism within an instruction => no cross-operation RAW check
 - No data use before data ready => no data interlocks



Multiple-Issue Implementations

- Statically-scheduled (in-order) superscalar
 - What we've talked about thus far
 - Executes unmodified sequential programs
 - Hardware must figure out what can be done in parallel
 - E.g., Pentium (2-wide), UltraSPARC (4-wide), Alpha 21164 (4-wide)
- Very Long Instruction Word (VLIW)
 - Compiler identifies independent instructions, new ISA
 - Hardware can be simple and perhaps lower power
 - E.g., TransMeta Crusoe (4-wide), most DSPs

Static Scheduling Limitations

- Scheduling scope
 - Example: can't generally move memory operations past branches
- Limited number of registers (set by ISA)

- Inexact "memory aliasing" information
 - Often prevents reordering of loads above stores by compiler
- Caches misses (or any runtime event) confound scheduling
 - How can the compiler know which loads will miss vs hit?
 - Can impact the compiler's scheduling decisions



Multiple-Issue Implementations

- Statically-scheduled (in-order) superscalar
 - What we've talked about thus far
 - + Executes unmodified sequential programs
 - Hardware must figure out what can be done in parallel
 - E.g., Pentium (2-wide), UltraSPARC (4-wide), Alpha 21164 (4-wide)
- Very Long Instruction Word (VLIW)
 - Compiler identifies independent instructions, new ISA
 - + Hardware can be simple and perhaps lower power
 - E.g., TransMeta Crusoe (4-wide), most DSPs
- Dynamically-scheduled Superscalar
 - Hardware extracts more ILP by on-the-fly reordering
 - Intel Atom/Core/Xeon, AMD Opteron/Ryzen, some ARM A-series



Dynamic Pipeline Scheduling (OoO)

- Allow the CPU to execute instructions out of order to avoid stalls
 - Hardware re-schedules insns...
 - But commit result to registers in order
 - As with pipelining and superscalar, ISA unchanged
 - Same hardware/software interface, appearance of in-order

Example


```
ld x31,20(x21)
add x1,x31,x2
sub x23,x23,x3
andi x5,x23,20
```

Can start sub while add is waiting for Id

Why Do Dynamic Scheduling?

- Why not just let the compiler schedule code?
- Not all stalls are predicable
 - e.g., cache misses
- Can't always schedule around branches
 - Branch outcome is dynamically determined
- Different implementations of an ISA have different latencies and hazards

Laundry Analogy: Matching socks in later load




A depends on D; stall since folder is tied up



24

Out of Order (OoO): Don't wait!



A depends on D; let the rest continue

Need more resources to allow out-of-order (2 folders)



Example: In-Order Limitations #1

12 2 5 0 3 4 6 8 9 10 11 Note: 6-stage pipeline in this example Ld $[r1] \rightarrow r2$ F X M_2 D M_1 add $r2 + r3 \rightarrow r4$ F d* d* d* M_{1} M_2 D W $xor r4 \times r5 \rightarrow r6$ d* d* d* M_2 W M_1 d* Id $[r7] \rightarrow r4$ d* d* X M_1 M_2 W

- In-order pipeline, three-cycle load-use penalty
 - 2-wide
- Why not the following?

	0	1	2	3	4	5	6	7	8	9	10	11	12
Ld [r1] → r2	F	D	Х	M_1	M ₂	W,							
add r2 + r3 → 4	F	D	d*	d*	d*	X₫	M_{1}	M ₂	W				
xor (r4) r5 → r6		F	D	d*	d*	d*	Χţ	M_1	M ₂	W			
ld [r7] → 4		F	D	X	M ₁	M ₂	W						


Example: In-Order Limitations #2

	0	1	2	3	4	5	6	7	8	9	10	11	12
Ld [p1] → p2	F	D	X	M_1	M ₂	W,							
add p2 + p3 → p4	F	D	d*	d*	d*	X♠	M_1	M_2	W				
$xor p4^{4} p5 \rightarrow p6$		F	D	d*	d*	d*	X₹	M_1	M ₂	W			
ld [p7] → p8		F	D	d*	d*	d*	Χ	M_1	M ₂	W			

- In-order pipeline, three-cycle load-use penalty
 - 2-wide
- Why not the following:

	0	1	2	3	4	5	6	7	8	9	10	11	12
Ld [p1] → p2	F	D	Х	M_1	M ₂	W,							
add p2 + p3 → p4	F	D	d*	d*	d*	X₫	M_{1}	M ₂	W				
xor (p4) ^ p5 → p6		F	D	d*	d*	d*	Χţ	M_1	M ₂	W			
ld [p7] → 68		F	D	X	M ₁	M ₂	W						

Out-of-Order Pipeline (high-level view)






Out-of-Order Pipeline (another view)

Fetch & decode in order

- Multiple instructions are fetched/decoded in parallel
- Insts. put in reservation stations (RS)
- Execute instructions that are ready in the reservation stations
 - Instruction operands must be ready
 - Available execution resources
- Following execution:
 - Broadcast result on bypass network
 - Signal all dependent instructions that data is ready
- Commit instructions <u>in-order</u>
 - Can commit an instruction only after all preceding instructions (in program order) have committed





Out-of-Order Execution

- Also called "Dynamic scheduling"
 - Done by the hardware on-the-fly during execution
- Looks at a "window" of instructions waiting to execute
 - HW examines a sliding window of consecutive instructions
 - Each cycle, picks the next ready instruction(s)
- Two steps to enable out-of-order execution:

Step #1: Register renaming – to avoid "false" dependencies

Step #2: Dynamically schedule – to enforce "true" dependencies

- Key to understanding out-of-order execution:
 - Data dependencies



Dependence types (recap)

```
• RAW (Read After Write) = "true dependence" (true)
   mul r0 * r1 →(r2)
• WAW (Write After Write) = "output dependence" (false)
   mul r0 * r1→(r2
   add r1 + r3 \rightarrow (r2
• WAR (Write After Read) = "anti-dependence" (false)
   mul r0 *(r1)
   add r3 + r4 \rightarrow (r1)
 WAW & WAR are "false", Can be totally eliminated by "renaming"
```

Register Renaming Algorithm

```
Two key data structures:
  maptable[architectural reg] - physical reg
   Free list: allocate (new) & free registers (implemented as a queue)
Algorithm: at "decode" stage for each instruction:
  insn.phys input1 = maptable[insn.arch input1]
   insn.phys input2 = maptable[insn.arch input2]
   insn.old phys output = maptable[insn.arch output]
  new reg = new phys reg()
  maptable[insn.arch output] = new reg
  insn.phys output = new reg
At "commit"
  Once all older instructions have committed, free register
   free phys reg(insn.old phys output)
```



xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

r1	p1
r2	p2
r3	р3
r4	p4
r5	p5

Free-list

xor
$$r1 \land r2 \rightarrow r3$$

add $r3 + r4 \rightarrow r4$
sub $r5 - r2 \rightarrow r3$
addi $r3 + 1 \rightarrow r1$

	xor	p1	^ p2 →	•

r1	p1
r2	p2
r3	рЗ
r4	р4
r5	р5

Map table

p6 p7 p8 p9 p10

Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

——	xor	p1 ^	^ p2	→	p6
-	XUI	рι	PΖ	—	ρo


r1	р1
r2	p2
r3	рЗ
r4	р4
r5	р5

Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

	xor	p1	^ p2	\rightarrow	p6
--	-----	----	------	---------------	----


r1	p1
r2	p2
r3	p6
r4	p4
r5	p5



Free-list

xor r1
r
 r2 \rightarrow r3
add $\mathbf{r3} + \mathbf{r4} \rightarrow$ r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

r1	р1
r2	p2
r3	p6
r4	p4
r5	р5




Free-list

xor r1
$$^{r2} \rightarrow r3$$

add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1


r1	p1
r2	p2
r3	р6
r4	p4
r5	p5



Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1


r1	p1
r2	p2
r3	р6
r4	p7
r5	р5



Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub **r5** - **r2** \rightarrow r3
addi r3 + 1 \rightarrow r1

r1	р1
r2	p2
r3	р6
r4	р7
r5	p5




Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

xor p1
$$^{\circ}$$
 p2 \rightarrow p6
add p6 + p4 \rightarrow p7
sub p5 - p2 \rightarrow p8

r1	p1
r2	p2
r3	р6
r4	р7
r5	p5



Free-list


xor r1
$$^{r2} \rightarrow r3$$

add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow **r3**
addi r3 + 1 \rightarrow r1

xor p1
$$^$$
 p2 \rightarrow p6
add p6 + p4 \rightarrow p7
sub p5 - p2 \rightarrow p8

r1	р1
r2	p2
r3	p8
r4	р7
r5	р5

Map table




Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi **r3** + 1 \rightarrow r1

r1	p1
r2	p2
r3	p8
r4	р7
r5	р5

Map table



Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

xor p1
$$^{\circ}$$
 p2 \rightarrow p6
add p6 + p4 \rightarrow p7
sub p5 - p2 \rightarrow p8
addi p8 + 1 \rightarrow p9

r1	p1
r2	p2
r3	p8
r4	р7
r5	р5

Map table



Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

xor p1
$$^{\circ}$$
 p2 \rightarrow p6
add p6 + p4 \rightarrow p7
sub p5 - p2 \rightarrow p8
addi p8 + 1 \rightarrow p9

r1	p9
r2	p2
r3	p8
r4	р7
r5	p5



Free-list

Register Renaming Summary

- To eliminate register conflicts/hazards
- "Architected" vs "Physical" registers level of indirection
 - Names: r1,r2,r3
 - Locations: p1,p2,p3,p4,p5,p6,p7
 - Original mapping: r1→p1, r2→p2, r3→p3, p4-p7 are "available"

MapTable					
	r1	r2	r3		
	p1	p2	р3		
me	p4	p2	р3		
Ξ	p4	p2	p 5		
	p 4	p2	p6		

p4,p5,p6,p7
p5,p6,p7
p6,p7
p 7

FreeList

	r2,r3→r1
sub	r2, r1 7 r3
mul	r2,r3
div	r1,4→r1

Original insns


add
$$p2,p3 \rightarrow p4$$

sub $p2,p4 \rightarrow p5$
mul $p2,p5 \rightarrow p6$
div $p4,4 \rightarrow p7$

Renamed insns


- Renaming conceptually write each register once
 - Removes false dependences
 - Leaves true dependences intact!
- When to reuse a physical register? After overwriting insn done

Out-of-Order Pipeline





Dynamic Scheduling Overview



- Instructions fetch/decoded/renamed into *Instruction Buffer*
 - Also called "instruction window" or "instruction scheduler"
- Instructions (conceptually) check ready bits every cycle
 - Execute oldest "ready" instruction, set output as "ready"



Dynamic Scheduling/Issue Algorithm

- Data structures:
 - Ready table[phys_reg] → yes/no (part of "issue queue")
- Algorithm at "issue" stage (prior to read registers):

- Multiple-cycle instructions? (such as loads)
 - For an insn with latency of N, set "ready" bit N-1 cycles in future



Dispatch

- Put renamed instructions into out-of-order structures
- Re-order buffer (ROB)
 - Holds instructions from Fetch through Commit
- Issue Queue/Reservation Station
 - Central piece of scheduling logic
 - Holds instructions from Dispatch through Issue
 - Tracks ready inputs
 - Physical register names + ready bit
 - "AND" the bits to tell if readyInsnInp1RInp2RDstBday

Ready?



Dispatch Steps

- Allocate Issue Queue (IQ) slot
 - Full? Stall
- Read ready bits of inputs
 - 1-bit per physical reg
- Clear ready bit of output in table
 - Instruction has not produced value yet
- Write data into Issue Queue (IQ) slot



xor p1
$$^{\circ}$$
 p2 \rightarrow p6
add p6 + p4 \rightarrow p7
sub p5 - p2 \rightarrow p8
addi p8 + 1 \rightarrow p9

Issue Queue/Reservation Station

Insn	Inp1	R	Inp2	R	Dst	Bday

p1	У
p2	У
р3	У
p4	У
р5	У
р6	У
р7	У
p8	у
р9	У



Issue Queue

Insn	Inp1	R	Inp2	R	Dst	Bday
xor	p1	у	p2	у	p6	0

p1	У
p2	У
рЗ	У
p4	У
p5	У
p6	n
p6 p7	n y



Issue Queue

Insn	Inp1	R	Inp2	R	Dst	Bday
xor	p1	у	p2	У	р6	0
add	p6	n	p4	у	p7	1

p1	У
p2	У
рЗ	У
p4	У
p5	У
p6	n
р7	n
p8	У
р9	У



Issue Queue

Insn	Inp1	R	Inp2	R	Dst	Bday
xor	p1	у	p2	У	p6	0
add	р6	n	p4	У	p7	1
sub	p5	у	p2	у	p8	2

p1	у
p2	у
рЗ	у
p4	У
р5	у
p6	n
р7	n
p8	n
р9	у



Issue Queue

Insn	Inp1	R	Inp2	R	Dst	Bday
xor	p1	у	p2	у	р6	0
add	p6	n	p4	У	р7	1
sub	p5	у	p2	У	p8	2
addi	p8	n		у	p9	3

p1	У
p2	У
рЗ	У
p4	У
р5	у
p6	n
р7	n
p8	n
р9	n



Out-of-Order Pipeline







Image: cis.upenn.edu/~cis571/

Out-of-order pipeline

- Execution (out-of-order) stages
- Select ready instructions
 - Send for execution
- Wakeup dependents



Dynamic Scheduling/Issue Algorithm

- Data structures:
 - Ready table[phys_reg] → yes/no (part of issue queue)

Algorithm at "schedule" stage (prior to read registers):

```
foreach instruction:
   if table[insn.phys_input1] == ready &&
       table[insn.phys_input2] == ready then
             insn is "ready"
select the oldest "ready" instruction
   table[insn.phys output] = ready
```



Issue = Select + Wakeup

- Select oldest of "ready" instructions
 - "xor" is the oldest ready instruction below
 - "xor" and "sub" are the two oldest ready instructions below
 - Note: may have resource constraints: i.e. load/store/floating point

xor p1
$$^$$
 p2 \rightarrow p6
add p6 + p4 \rightarrow p7
sub p5 - p2 \rightarrow p8
addi p8 + 1 \rightarrow p9

Insn	Inp1	R	Inp2	R	Dst	Bday
xor	p1	у	p2	у	р6	0
add	р6	n	p4	у	р7	1
sub	p5	У	p2	у	p8	2
addi	p8	n		у	р9	3

Ready!

Ready!

Issue = Select + Wakeup

- Wakeup dependent instructions
 - Search for destination (Dst) in inputs & set "ready" bit

 Implemented with a special memory array circuit called a Content Addressable Memory (CAM)
 Ready bits

Also update ready-bit table for future instructions

Insn	Inp1	R	Inp2	R	Dst	Bday
xor	p1	У	p2	У	p6	0
add	p6	у	p4	У	р7	1
sub	р5	У	p2	У	p8	2
addi	p8	у		у	р9	3


- For multi-cycle operations (loads, floating point)
 - Wakeup deferred a few cycles
 - Include checks to avoid structural hazards

		Incl
UNIVERSITY OF MICHIGAN	JOINT INST 交大窓面を	ITUTE 艮学院

p1	У
p2	у
рЗ	У
p4	У
p5	У
p6	У
p7	n
p8	у
р9	n

CAM: Content Addressable Memory

- A circuit that combines comparison and storage in a single device
- Send the data and the CAM looks to see if it has a copy and returns the index of the matching row
- can afford to implement much higher set associativity



More details on canvas Files>Reading Materials> CAM_Reading.pdf





Issue


- Select/Wakeup one cycle
- Dependent instructions execute on back-to-back cycles
 - Next cycle: add/addi are ready:

Insn	Inp1	R	Inp2	R	Dst	Bday
add	р6	у	p4	У	р7	1
addi	p8	у		у	р9	3


- Issued instructions are removed from issue queue
 - Free up space for subsequent instructions



























Re-order Buffer (ROB)

- ROB entry holds all info for recovery/commit
 - All instructions & in order
 - Architectural register names, physical register names, insn type
 - Not removed until very last thing ("commit")
- Operation
 - Fetch: insert at tail (if full, stall)
 - Commit: remove from head (if not yet done, stall)
- Purpose: tracking for in-order commit
 - Maintain appearance of in-order execution
 - Needed to support:
 - Misprediction recovery
 - Freeing of physical registers



Out-of-Order Pipeline



In-order commit



Renaming revisited

- Track (or "log") the "overwritten register" in ROB
 - Free this register at commit
 - Also used to restore the map table on "recovery"
 - Used for branch misprediction recovery

Register Renaming Algorithm (Full)

- Two key data structures:
 - maptable[architectural_reg] → physical_reg
 - Free list: allocate (new) & free registers (implemented as a queue)
- Algorithm: at "decode" stage for each instruction:

```
insn.phys_input1 = maptable[insn.arch_input1]
insn.phys_input2 = maptable[insn.arch_input2]
insn.old_phys_output = maptable[insn.arch_output]
new_reg = new_phys_reg()
maptable[insn.arch_output] = new_reg
insn.phys_output = new_reg
```

- At "commit"
 - Once all older instructions have committed, free register free phys reg(insn. old phys output)




The Reorder Buffer

Committing instructions

When an instruction reaches the end of the reorder buffer, we know all earlier instructions have completed. At this point, we can:

- Update our (architectural) register file.
- Check if branches have been mispredicted.
 - If so, flush the reorder buffer and re-execute the branch.
- Check if the instruction needs to raise an exception.
 - If it does, flush the reorder buffer and raise the exception.
- Signal that store operations can write to the data cache.

The Reorder Buffer (ROB)



Recovery

- Completely remove wrong path instructions
 - Flush from IQ
 - Remove from ROB
 - Restore map table to before misprediction
 - Free destination registers
- How to restore map table/register map?
 - Option #1: log-based reverse renaming to recover each instruction
 - Tracks the old mapping to allow it to be reversed
 - Done sequentially for each instruction (slow)
 - See next slides
 - Option #2: checkpoint-based recovery
 - Checkpoint state of maptable and free list each cycle
 - Faster recovery, but requires more state
 - Option #3: hybrid (checkpoint for branches, unwind for others)



xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

r1	p1
r2	p2
r3	р3
r4	p4
r5	p5

Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

 →	xor	p1	^ p2	\rightarrow

Γ	p3	1
		-

r1	р1
r2	p2
r3	р3
r4	p4
r5	p5

Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

ſ	p3	
		_

r1	p1
r2	p2
r3	p6
r4	p4
r5	р5

Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

	$xor p1 ^p2 \rightarrow p6$
	add p6 + p4 →

[p3]
[p4]

r1	p1
r2	p2
r3	p6
r4	p4
r5	р5

Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

[p3]
[p4]

r1	р1
r2	p2
r3	р6
r4	p7
r5	р5


p8 p9 p10

Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

[p3]
[p4]
ſ	p6	1

r1	р1
r2	p2
r3	p6
r4	р7
r5	р5



Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

L	p 3]
[p4]
[p6]

r1	р1
r2	p2
r3	p8
r4	р7
r5	р5

Map table

p9 p10

Free-list


xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

```
xor p1 ^ p2 → p6
add p6 + p4 → p7
sub p5 - p2 → p8
addi p8 + 1 →
```

[p3]
[p4]
[p6]
[p1]

r1	p1
r2	p2
r3	p8
r4	р7
r5	р5

Map table



Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

xor p1
$$^{\circ}$$
 p2 \rightarrow p6
add p6 + p4 \rightarrow p7
sub p5 - p2 \rightarrow p8
addi p8 + 1 \rightarrow p9

[p3]
[p4]
[p6]
[p1]

r1	p9
r2	p2
r3	p8
r4	р7
r5	р5

Map table



Free-list

Now, let's use this info. to recover from a branch misprediction

Branch on Not Zero

→bnz r1 loop

xor r1
$$^{\land}$$
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

bnz p1, loop

xor	p1	٨	p2	\rightarrow	p6
add	p6	+	p4	\rightarrow	p7
sub	p5	-	o2 ·	\rightarrow	p8
addi	i n8	+	1 -	→	n9

Map table

Free-list

bnz r1 loop xor r1 r r2 \rightarrow r3 add r3 + r4 \rightarrow r4 sub r5 - r2 \rightarrow r3 addi r3 + 1 \rightarrow r1

bnz p1, loop
xor p1 $^{\circ}$ p2 \rightarrow p6
add p6 + p4 \rightarrow p7
sub p5 - p2 \rightarrow p8
addi p8 + 1 \rightarrow p9

[]
[p3]
[p4]
[p6]
[p1]

r1	p1
r2	p2
r3	p8
r4	р7
r5	р5

Map table




Free-list

bnz r1 loop
xor r1
$$^{r2} \rightarrow ^{r3}$$

add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3

bnz p1, loop
xor p1
2
 p6
add p6 + p4 \rightarrow p7
sub p5 - p2 \rightarrow p8

r1	p1
r2	p2
r3	p6
r4	р7
r5	р5




Free-list

bnz r1 loop
xor r1
$$^{r2} \rightarrow ^{r3}$$

add r3 + r4 \rightarrow r4

bnz p1, loop
xor p1
2
 p6
add p6 + p4 \rightarrow p7

r1	p1
r2	p2
r3	р6
r4	р4
r5	р5



Free-list

bnz r1 loop xor r1 $^{r2} \rightarrow ^{r3}$

bnz p1, loop
xor p1
2
 p6

[p3]

r1	p1
r2	p2
r3	p3
r4	p4
r5	р5

p6 p7 p8 p9 p10

Free-list

bnz r1 loop

bnz p1, loop

]

r1 p1
r2 p2
r3 p3
r4 p4
r5 p5

Map table

p6 p7 p8 p9 p10

Free-list

Commit

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

xor p1
$$^$$
 p2 \rightarrow p6
add p6 + p4 \rightarrow p7
sub p5 - p2 \rightarrow p8
addi p8 + 1 \rightarrow p9

- Commit: instruction becomes architected state
 - In-order, only when instructions are finished
 - Free overwritten register (why?)

Freeing over-written register

xor r1
$$^{\uparrow}$$
 r2 \rightarrow r3
add r3 † r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

xor p1 $^{^{^{^{^{^{^{^{^{^{^{^{^{^{^{^{^{^{^{$	[p3]
$add(p6 + p4 \rightarrow p7)$	[p4]
sub p5 - p2 → p8	[p6]
addi p8 + 1 → p9	[p1]

- P3 was r3 **before** xor
- P6 is r3 **after** xor
 - Anything older than xor should read p3
 - Anything younger than xor should read p6 (until another insn writes r3)
- At commit of xor, no older instructions exist

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

xor p1
$$^$$
 p2 \rightarrow p6
add p6 + p4 \rightarrow p7
sub p5 - p2 \rightarrow p8
addi p8 + 1 \rightarrow p9

r1	р9
r2	p2
r3	р8
r4	р7
r5	р5

Map table

p10

Free-list

xor r1
r
 r2 \rightarrow r3
add r3 + r4 \rightarrow r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

xor p1
p
 p2 \rightarrow p6
add p6 + p4 \rightarrow p7
sub p5 - p2 \rightarrow p8
addi p8 + 1 \rightarrow p9

r1	р9
r2	p2
r3	p8
r4	р7
r5	p5

Free-list

add r3 + r4
$$\rightarrow$$
 r4
sub r5 - r2 \rightarrow r3
addi r3 + 1 \rightarrow r1

add p6 + p4
$$\rightarrow$$
 p7
sub p5 - p2 \rightarrow p8
addi p8 + 1 \rightarrow p9

r1	р9
r2	p2
r3	р8
r4	р7
r5	р5

Free-list

sub r5 - r2
$$\rightarrow$$
 r3 addi r3 + 1 \rightarrow r1

sub p5 - p2
$$\rightarrow$$
 p8 addi p8 + 1 \rightarrow p9

r1	р9
r2	p2
r3	p8
r4	р7
r5	p5


Free-list

r1	р9
r2	p2
r3	р8
r4	р7
r5	р5

Free-list

r1	р9
r2	p2
r3	p8
r4	р7
r5	p5


Map table



Free-list



OoO Summary





Out-of-Order Execution (Major Steps)

- Basically, "unroll loops" in hardware
 - Step 1: Fetch instructions in program order
 - Step 2: Predict branches as taken/untaken
 - Step 3: Register renaming to avoid "false" dependencies
 - Step 4: Collection of renamed instructions might execute in a window
 - Step 5: Execute instructions with ready operands in 1 of multiple functional units
 - Step 6: Buffer results of executed instructions until predicted branches are resolved in reorder buffer
 - Step 7: If predicted branch correctly, commit results in program order
 - Step 8: If predicted branch incorrectly, discard all dependent results and start with correct PC



OoO Summary

- 3 major units operating in parallel:
 - Instruction fetch and issue unit
 - Issues instructions in program order
 - Many parallel functional (execution) units
 - Each unit has an input buffer called a Reservation Station
 - Holds operands and records the operation
 - Can execute instructions out-of-order (OOO)
 - Commit unit
 - Saves results from functional units in Reorder Buffers
 - Stores results once branch resolved so OK to execute
 - Commits results in program order

Important Concepts (So far)

- Static Scheduling
- Dynamic Scheduling
- OoO
- Register Renaming
- Dispatch
- Issue
- Commit



Dynamic Scheduling Example

CIS 571: Comp. Org & Design | Prof. Joe Devietti | Scheduling

Dynamic Scheduling Example

- The following slides are a detailed but concrete example
- Yet, it contains enough detail to be overwhelming
 - Try not to worry about the details
- Focus on the big picture:

Hardware can reorder instructions to extract instruction-level parallelism

Recall: Motivating Example

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [p1] → p2	F	Di	I	RR	Χ	M_1	M ₂	W	С				
add p2 + p3 \rightarrow p4	F	Di				I	RR	X₹	W,	С			
$xor p4^{\uparrow} p5 \rightarrow p6$		F	Di				I	RR	Χ	W	С		
ld [p7] → p8		F	Di	Ι	RR	Χ	M_1	M_2	W		С		

- How would this execution occur cycle-by-cycle?
- Execution latencies assumed in this example:
 - Loads have two-cycle load-to-use penalty
 - Three cycle total execution latency
 - All other instructions have single-cycle execution latency
- "Issue queue": hold all waiting (un-executed) instructions
 - Holds ready/not-ready status
 - Faster than looking up in ready table each cycle

Out-of-Order Pipeline – Cycle 0

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F												
add r2 + r3 \rightarrow r4	F												
$xor r4 \xrightarrow{f} r5 \rightarrow r6$													
ld [r7] → r4													

	1ap able		ady able
r1	р8	p1	ye
	РО	p2	ye
r2	р7	р3	ye
r3	p6	p4	ye
	•	p5	ye
r4	p5	p6	ye
r5	p4	p7	ye
r6	р3	p8	ye
	PS	p9	
r7	p2	p10	
r8	p1	p11	
	•	أمد	

reday						
Table						
p1	yes					
p2	yes					
р3	yes					
p4	yes					
p5	yes					
p6	yes					
р7	yes					
p8	yes					
p9						
p10						
p11						
p12						

eorder	Insn	To Free	Done?
Buffer	ld		no
	add		no

Toouro	Δ
issue	Queue

Insn	Src1	R?	Src2	R?	Dest	Bdy

Out-of-Order Pipeline – Cycle 1a

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di											
add r2 + r3 → r4	F												
$xor r4 \xrightarrow{f} r5 \rightarrow r6$													
ld [r7] → r4													

N	⁄1ар	KE	eac
	able	Τą	ab
r1	р8	p1	
1 1	ρο	p2	
r2	p9	р3	
r3	p6	p4	
	_	p5	
r4	p5	р6	
r5	p4	р7	
r6	р3	p8	
	-	р9	
r7	p2	p10	
r8	p1	p11	
	•		

yes

yes

yes

yes

yes

yes

yes

yes

no

p12

Reorder Buffer

Insn	To Free	Done?
ld	р7	no
add		no

Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	p8	yes		yes	p9	0

Out-of-Order Pipeline – Cycle 1b

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di											
add $r2 + r3 \rightarrow r4$	F	Di											
$xor r4 \xrightarrow{f} r5 \rightarrow r6$													
ld [r7] → r4													

Map Table						
abic	ı					
r1 p8						
р9						
p6						
p10						
p4						
p3						
p2						
p1						
	p8 p9 p6 p10 p4 p3 p2					

Ready						
Table						
p1	yes					
p2	yes					
p3	yes					
p4	yes					
p5	yes					
p6	yes					
p7	yes					
p8	yes					
p9	no					
10	no					
11						
12						

Reorder Buffer	
Buffer	

Insn	To Free	Done?
ld	р7	no
add	p5	no

Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	p8	yes		yes	p9	0
add	р9	no	p6	yes	p10	1

Out-of-Order Pipeline – Cycle 1c

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di											
add r2 + r3 \rightarrow r4	F	Di											
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F											
ld [r7] → r4		F											

	1 ар								
T	Table								
r1	p8								
r2	р9								
r3	p6								
r4	p10								
r5	p4								
r6	p3								
r7	p2								
r8	p1								

Ready Table p1 yes p2 yes p3 yes p4 yes **p5** yes p6 yes p7 yes p8 yes p9 no p10 no p11 p12

Reorder Buffer

Insn	To Free	Done?
ld	р7	no
add	p5	no
xor		no
ld		no

Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	p8	yes		yes	p9	0
add	р9	no	p6	yes	p10	1

Out-of-Order Pipeline – Cycle 2a

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	Ι										
add r2 + r3 \rightarrow r4	F	Di											
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F											
ld [r7] → r4		F											

	∕lap able	
r1	p8	
r2	р9	
r3	p6	
r4	p10	
r5	p4	
r6	рЗ	
r7	p2	
r8	p1	

Ready Table p1 yes p2 yes p3 yes p4 yes **p5** yes p6 yes p7 yes p8 yes p9 no p10 no p11 p12

Reorder Buffer

Insn	To Free	Done?
ld	р7	no
add	p5	no
xor		no
ld		no

Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	p8	yes		yes	р9	0
add	р9	no	p6	yes	p10	1

Out-of-Order Pipeline – Cycle 2b

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I										
add r2 + r3 \rightarrow r4	F	Di											
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di										
ld [r7] → r4		F											

Issue Queue

	Map			
Ta				
r1	p8			
r2	р9			
r3	p6			
r4	p10			
r5	p4			
r6	p11			
r7	p2			
r8	p1			
'-		-		

Ready Table p1 yes p2 yes р3 yes p4 yes **p5** yes p6 yes p7 yes p8 yes p9 no p10 no p11 no p12

Reorder	Insn	T
Buffer	ld	
	add	
	VOF	

1	Insn	To Free	Done?
-	ld	р7	no
	add	p5	no
	xor	р3	no
	ld		no
•			-

Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	p8	yes		yes	p9	0
add	р9	no	р6	yes	p10	1
xor	p10	no	p4	yes	p11	2

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I										
add r2 + r3 \rightarrow r4	F	Di											
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di										
ld [r7] → r4		F	Di										

Issue Queue

	Map								
16	able	Ī							
r1	p8								
r2	р9								
r3	p6								
r4	p12								
r5	p4								
r6	p11								
r7	p2								
r8	p1								
		-							

Re	eady	
Τą	able	
p1	yes	
p2	yes	
p3	yes	
p4	yes	
p5	yes	
p6	yes	
p7	yes	
p8	yes	
p9	no	
010	no	
011	no	
12	no	

Reorder	Insn
Buffer	ld
	add
	xor

r	Insn	To Free	Done?
r	ld	р7	no
	add	p5	no
	xor	р3	no
	ld	p10	no
			-

Insn	Src1	R?	Src2	R?	Dest	Bdy
Hd	p8	VOS		VOS	p9	0
	РО	ycs		yes	P 5	<u> </u>
add	р9	no	p6	yes	p10	1
xor	p10	no	p4	yes	p11	2
ld	p2	yes		yes	p12	3

	0	1	2	3	4	5	6	7	8	9	10	11	12
$ld [r1] \rightarrow r2$	H	Di	Ι	RR									
add r2 + r3 \rightarrow r4	F	Di											
$xor r4 \xrightarrow{\wedge} r5 \rightarrow r6$		F	Di										
ld [r7] → r4		F	Di	I									

	Map Table									
r1	p8									
r2	р9									
r3	p6									
r4	p12									
r5	p4									
r6	p11									
r7	p2									
r8	p1									

Issue = Select +

Wakeup

Re	eady	
Ta	able	
p1	yes	
p2	yes	
p3	yes	
p4	yes	
p5	yes	
p6	yes	
p7	yes	
p8	yes	
p9	no	
p10	no	
p11	no	
p12	no	

Reorder		To Free	Done?
Buffer	ld	р7	no
	add	p5	no
	xor	р3	no
Issue Queue	ld	p10	no
100ac Qacac			

Insn	Src1	R?	Src2	R?	Dest	Bdy
-ld	p8	VOS		VOS	nQ	0
IG	РО	ycs		ycs	P	0
add	р9	no	р6	yes	p10	1
	•		•	'	•	
xor	p10	no	p4	yes	p11	2
ld	p2	yes		yes	p12	3

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	Ι	RR	Χ								
add r2 + r3 \rightarrow r4	F	Di											
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di										
ld [r7] → r4		F	Di	I	RR								

[Slide #65] For multi-cycle operations (loads, floating point)

- Wakeup deferred a few cycles
- Include checks to avoid structural hazards

Map Table					
r1	p8				
r2	р9				
r3	p6				
r4	p12				
r5	p4				
r6	p11				
r7	p2				
r8	p1				

Ready						
Table						
p1	yes					
p2	yes					
p3	yes					
p4	yes					
p5	yes					
p6	yes					
p7	yes					
p8	yes					
p9	yes					
010	no					
011	no					
12	no					

Doady

Reorder	Insn	To Free	Done?
Buffer	ld	p7	no
	add	p5	no
	xor	р3	no
Issue Queue	ld	p10	no

	~					
Insn	Src1	1 R? Src2		R?	Dest	Bdy
Id	n0	VOC		VOC	n0	0
iu	ро	ycs		ycs	ρJ)
add	p9	yes	p6	yes	p10	1
xor	p10	no	p4	yes	p11	2
Id	n2	VOC		VOC	n12	2
Iu	PΣ	yes		yes	bız	9

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	Ι	RR	Χ	M_1							
add r2 + r3 \rightarrow r4	F	Di				Ι							
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di										
ld [r7] → r4		F	Di	Ι	RR	Χ							

Map Table					
r1	p8				
r2	р9				
r3	p6				
r4	p12				
r5	p4				
r6	p11				
r7	p2				
r8	p1				

Ready Table p1 yes p2 yes p3 yes p4 yes **p5** yes p6 yes p7 yes p8 yes p9 yes p10 yes p11 no p12 no

-			
Reorder	Insn	To Free	Done?
Buffer	ld	p7	no
	add	p5	no
	xor	р3	no
Issue Queue	ld	p10	no
10000 Queue		-	

Insn	Src1	R?	Src2	R?	Dest	Bdy
Hd	p8	VCS		VCS		0
14	РО	, 00		, 00	PJ	J
add	р9	yes	p6	yes	p10	1
xor	p10	yes	p4	yes	p11	2
Ы	n2	VOC		VOC	n12	2
Iu	PΖ	yes		yes	PIZ)

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	Ι	RR	Χ	M_1							
add r2 + r3 \rightarrow r4	F	Di				Ι							
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di										
ld [r7] → r4		F	Di	Ι	RR	Χ							

Map Table					
p8					
р9					
р6					
p12					
p4					
p11					
p2					
p1					
	p8 p9 p6 p12 p4 p11 p2				

Re	eady					
Table						
p1	yes					
p2	yes					
рЗ	yes					
p4	yes					
p5	yes					
p6	yes					
p7	yes					
p8	yes					
p9	yes					
10	yes					
11	no					
12	yes					

Reorder	Insn	To Free	Done?
Buffer	ld	р7	no
	add	p5	no
	xor	р3	no
Issue Queue	ld	p10	no

Insn	Src1	Src1 R? Src2 R?		Dest	Bdy	
Id	p8	VOC		VOC	n0	0
Iu	ро	ycs		ycs	ρJ	0
244	20	V/06	p6	V00	p10	1
auu	Pa	yes	ρo	yes	bro	1
xor	p10	yes	p4	yes	p11	2
Ы	n2	VOC		VOC	n12	2
Iu	PΣ	yes		yes	PIZ	3

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	Ι	RR	Χ	M_1	M ₂						
add r2 + r3 \rightarrow r4	F	Di				Ι	RR						
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di				I						
ld [r7] → r4		F	Di	Ι	RR	Χ	M_1						

Map									
I	T <u>able</u>								
r1	p8								
r2	р9								
r3	p6								
r4	p12								
r5	p4								
r6	p11								
r7	p2								
r8	p1								

Ready Table p1 yes p2 yes p3 yes p4 yes **p5** yes p6 yes p7 yes p8 yes p9 yes p10 yes p11 yes p12 yes

·			
Reorder	Insn	To Free	Done?
Buffer	ld	р7	no
	add	p5	no
	xor	р3	no
Issue Queue	ld	p10	no
Queue			-

Insn	Src1	R?	Src2	R?	Dest	Bdy
ld	p8	yes		yes	- p9	0
add	n0	VOC	n6	VOS	n10	1
auu	рэ	ycs	ро	yes	bio	
xor	p10	yes	p4	yes	p11	2
Ы	n2	VOC		VOC	n12	2
Iu	PΖ	yes		ycs	PIZ)

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	Ι	RR	Χ	M_1	M ₂	W,					
add r2 + r3 \rightarrow r4	F	Di				Ι	RR	Χŧ					
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di				I	RR					
ld [r7] → r4		F	Di	Ι	RR	Χ	M_1	M_2					

Map								
Table								
r1	p8							
r2	р9							
r3	p6							
r4	p12							
r5	p4							
r6	p11							
r7	p2							
r8	p1							

Re	eady						
Table							
p1	yes						
p2	yes						
p3	yes						
p4	yes						
p5	yes						
p6	yes						
p7	yes						
p8	yes						
p9	yes						
10	yes						
11	yes						
12	yes						

Reorder	Insn	To Free	Done?
Buffer	ld	р7	yes
	add	p5	no
	xor	р3	no
Issue Queue	ld	p10	no

	2 4343					
Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	n0	VOC		VOC	n0	0
lu	po	ycs		yCS	P	0
add	p9	VOC	p6	VOC	p10	1
auu	P3	yes	ро	yes	bro	1
vor	n10	yes	-p4	yes	p11	2
XOI	hin	yes	Ρı	y C3	Р11	
Id	n2	VOC		VOC	n17	2
lu	PΣ	yes		yes	PIZ	,

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I	RR	Χ	M_1	M ₂	W,	С				
add r2 + r3 \rightarrow r4	F	Di				I	RR	Χţ					
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di				I	RR					
ld [r7] → r4		F	Di	I	RR	Χ	M_1	M_2					

Мар							
T <u>able</u>							
r1	p8						
r2	р9						
r3	p6						
r4	p12						
r5	p4						
r6	p11						
r7	p2						
r8	p1						

Ready							
Table							
p1	yes						
p2	yes						
p3	yes						
p4	yes						
p5	yes						
p6	yes						
p7							
p8	yes						
p9	yes						
10	yes						
11	yes						
12	yes						

Reorder	Insn	To Free	Done?
Buffer Buffer	ld	p7	yes
	add	p5	no
	xor	р3	no
Issue Queue	ld	p10	no

Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	n0	VOC		VOC	n0	0
IU	bo	ycs		ycs	ЬЭ)
add	20	V/06	p6	V/06	p10	1
auu	Pa	yes	ро	yes	bro	1
vor	n10	VOC	n/l	VOC	n11	$\hat{}$
XOI	PIO	yes	Ρı	yes	PII	_
Ы	n2	VOC		VOC	n12	2
lu	PΣ	yes		yes	PIZ)

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	H	Di	I	RR	Χ	M_1	M ₂	W,	С				
add r2 + r3 \rightarrow r4	F	Di				I	RR	X	W,				
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di				I	RR	X				
ld [r7] → r4		F	Di	Ι	RR	Χ	M_1	M_2	W				

Map Table						
p8						
р9						
р6						
p12						
p4						
p11						
p2						
p1						
	p8 p9 p6 p12 p4 p11 p2					

Ready Table p1 yes p2 yes p3 yes p4 yes **p5** yes p6 yes p7 p8 yes p9 yes p10 yes p11 yes p12 yes

Insn	To Free	Done?
- Id	p7	yes
	p.F	,
auu	p5	yes
xor	p3	no
ld	p10	yes
	Insn ld add xor ld	ld p7 add p5 xor p3

15540	Queue		-			
Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	n0	VOC		VOC	n0	0
iu	ро	ycs		ycs	P	0
add	p9	yes	p6	yes	p10	1
auu	py	yCS	ρυ	ycs	ρīσ	1
vor	n10	VOC	n/l	VOC	n11	2
λΟι	PIO	yCS	ΡΊ	yes	PII	
Id	n)	VOC		VOC	n17	2
Iu	PΣ	ycs		ycs	PIZ	,

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I	RR	Χ	M_1	M_2	W,	С				
add r2 + r3 \rightarrow r4	F	Di				Ι	RR	X	W,	С			
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di				Ι	RR	ΧĄ				
ld [r7] → r4		F	Di	Ι	RR	Χ	M_1	M_2	W				

	Map								
Та	T <u>able</u>								
r1	p8								
r2	р9								
r3	p6								
r4	p12								
r5	p4								
r6	p11								
r7	p2								
r8	p1								

Ready									
Τą	Table								
p1	yes								
p2	yes								
p3	yes								
p4	yes								
p5									
p6	yes								
p7									
p8	yes								
p9	yes								
10	yes								
11	yes								
12	yes								

Reorder	Insn	To Free	Done?
Buffer ²	ld	p7	yes
	add	p5	yes
	xor	р3	no
Issue Queue	ld	p10	yes
		•	

Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	n0	VOC		VOC	n0	0
IU	bo	ycs		ycs	ЬЭ)
add	20	V/06	p6	V/06	p10	1
auu	Pa	yes	ро	yes	bro	1
vor	n10	VOC	n/l	VOC	n11	$\hat{}$
XOI	PIO	yes	Ρı	yes	PII	_
Ы	n2	VOC		VOC	n12	2
lu	PΣ	yes		yes	PIZ)

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I	RR	Χ	M_1	M ₂	W,	С				
add r2 + r3 \rightarrow r4	F	Di				Ι	RR	Χŧ	W,	С			
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di				I	RR	X	W			
ld [r7] → r4		F	Di	Ι	RR	Χ	M_1	M_2	W				

	Map				
lä	able	ı			
r1	p8				
r2	р9				
r3	p6				
r4	p12				
r5	p4				
r6	p11				
r7	p2				
r8	p1				

Ready						
Table						
p1	yes					
p2	yes					
p3	yes					
p4	yes					
p5						
p6	yes					
p7						
p8	yes					
p9	yes					
10	yes					
11	yes					
12	yes					

Reorder	Insn	To Free	Done?
Buffer Buffer	- Id	p7	yes
	add	n5	VOS
	aaa	рэ	ycs
	xor	р3	yes
Issue Queue	ld	p10	yes

Insn	Src1	R?	Src2	R?	Dest	Bdy
Id	n0	VOC		VOC	n0	0
lu	po	ycs		ycs	P	0
244	20	VOC	26	VOC	n10	1
auu	Po	yes	ро	yes	bio	1
vor	n10	VOC	n/l	VOC	n11	2
XOI	PIO	yes	Pi	ycs	bii	_
اط	n2	VOC		VOC	n17	2
Iu	PΣ	yes		yes	PIZ)

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	I	RR	Χ	M_1	M ₂	W,	С				
add r2 + r3 \rightarrow r4	F	Di				Ι	RR	Χţ	W,	С			
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di				Ι	RR	X	W	С		
ld [r7] → r4		F	Di	Ι	RR	Χ	M_1	M_2	W		С		

Map				
lä	able	ı		
r1	p8			
r2	р9			
r3	p6			
r4	p12			
r5	p4			
r6	p11			
r7	p2			
r8	p1			

Ready **Table** p1 yes p2 yes p3 p4 yes **p5 p6** yes p7 p8 yes p9 yes p10 p11 yes p12 yes

Insn	To Free	Done?
- Id	p7	yes
add	n5	ves
VOF	p2	, co
	рэ	yes
- ld	p10	yes
	ld add xor	ld p7 add p5 xor p3

 Issue Queue
 Id
 p10
 yes

 Insn
 Src1
 R?
 Src2
 R?
 Dest
 Bdy

 Id
 p8
 yes
 p9
 0

 add
 p9
 yes
 p6
 yes
 p10
 1

 xor
 p10
 yes
 p4
 yes
 p11
 2

 Id
 p2
 yes
 p12
 3

Out-of-Order Pipeline – Done!

	0	1	2	3	4	5	6	7	8	9	10	11	12
ld [r1] → r2	F	Di	Ι	RR	Χ	M_1	Ma	W	С				
add r2 + r3 \rightarrow r4	F	Di				Ι	RR	X,	W	С			
$xor r4 \xrightarrow{f} r5 \rightarrow r6$		F	Di				Ι	RR	Χ	W	С		
ld [r7] → r4		F	Di	Ι	RR	Χ	M_1	M_2	W		С		

	Map				
lä	able	ı			
r1	p8				
r2	р9				
r3	p6				
r4	p12				
r5	p4				
r6	p11				
r7	p2				
r8	p1				

Re	eady					
T <u>able</u>						
p1	yes					
p2	yes					
p3						
p4	yes					
p5						
p6	yes					
p7						
p8	yes					
p9	yes					
10						
11	yes					
12	yes					

-			
Reorder	Insn	To Free	Done?
Duffor	ا ا	7	
Buffer	iu	þγ	yes
	244	5	VOC
	aaa	ρJ	yes
	xor	n2	V00
	λUI	þЭ	yes
	14	n10	VOC
eue 1	u	bio	yCS
		•	•

Issue Queue			ld	p10		yes
Insn	Src1	R?	Src2	R?	Dest	Bdy
Ы	p8	VOC		VOC	p9	0
Iu	po	ycs		yes	РЭ	0
244	20	V06	p6	VOC	n10	1
auu	Pa	yes	ро	yes	bio	1
vor	p10	VOC	n/l	VOC	p11	2
XOI	bio	yes	Ρı	yes	PII	
Ы	n2	VOC		VOC	n12	2
T I U	PΣ	yes		yes	PIZ)

Where are we Heading?

T4: Advanced Processors III

Acknowledgement

Slides in this topic are inspired in part by material developed and copyright by:

- ARM Courseware
- Prof. Prof. Joe Devietti @ Upenn, CIS 571
- Prof. Ron Dreslinski @ UMich, EECS 470
- Prof. Hakim Weatherspoon @ Cornell, CS 3410
- Prof. Krste Asanovic @ UCB, CS252
- Xinfei Guo @ JI, VE370 2021 SU

Action Items

- Reading Materials
 - Ch. 3.4-3.9
 - Ch. Appendix C.7