




# 2019 DCS Lab 10

---

## Clock Domain Crossing (CDC)

# Clock Domain Crossing (CDC)


- CDC: When the data launched and captured by different (asynchronous) clock domain, this case is called Clock Domain Crossing.
- Consider two clocks, clk1 and clk2, with periods 13 and 10 respectively.




Asynchronous clocks

# Metastability

- The unstable status due to non-ideal data transition is called metastability.
- To avoid this phenomenon, we have to ensure data transition during setup/hold timing check.
- However, CDC designs will inevitably face this problem.



# Solution: A Brute-Force Synchronizer




細節請參考: 上課講義 Lecture 12

# You need to design

- Clk1 = 1.7 ns , clk2 = 3.1 ns
- **Input** 在clk1 domain傳送一筆4bit資料
- **Out** 在clk2 domain接收一筆4bit資料
- 在clk2 domain計算並傳送 out + 5(decimal)
- **Out\_back**在clk1 domain接收out + 5資料

## Clock 1

## Clock 2



## cdc.sv

Input Signal	Bit Width	Definition
clk1	1	Clock 1 domain 3.1ns
clk2	1	Clock 2 domain 1.7ns
rst_n	1	Asynchronous active-low reset
In	4	在clock 1 domain 且 in_valid = 1時，給予一筆資料
in_valid	1	當此訊號拉起時給in資料

Output Signal	Bit Width	Definition
out_valid	1	在clock 2 domain 且 out_valid = 1時，檢查out。
Out	4	由clock 1 domain傳送的in資料
Out_valid_back	1	在clock 1 domain 且 out_valid_back = 1時，檢查out_back。
Out_back	5	由clock 2 domain傳送的out+5資料


# Spec

- 請使用Synchronizer完成本次作業
- 所有output必須非同步負準位reset。
- 01\_RTL 需要PASS。
- 02\_SYN不能有error跟latches。
- 02\_SYN , clock 1 period = 3.1ns , clock 2 period = 1.7ns , timing slack必須為MET。



# Output & Waveform


- Waveform




# Command

- `tar -xvf ~dcsta01/Lab10.tar`
- Upload
  - `cd 09_upload`
  - `./01_upload`
  - `./02_download demoX`


# Reference




fast to slow



# Reference



slow to fast



# Reference

