


2019 DCS Lab 3

Pipeline

- √ a [7:0], b [7:0], c [3:0], d [3:0]
- \checkmark Q: (a + b + c + d) x 4 iterations?




Pipeline

- 優點
 - Cycle Time 可以降低,可以增加frequency
 - 增加硬體Utilization與throughput
- 缺點
 - 可能會有hazard
 - 設計困難


n^8

• 由多個乘法器組成一個 n^8



Pipeline n^8

- 嘗試去Pipeline這些乘法器
- Hint: 三個stage就可以
- Block diagram如下



Spec

- Pipeline是利用Sequential circuit具有clock跟儲存功能的D Flip-Flop(DFF)。
- Input後跟output前面都必須擋DFF。
- Asynchronous reset.
- Input 會給值,在in_valud = 1時每個clock negative edge。
- Output會檢查,在out_valid = 1時每個clock postive edge。
- 禁止用窮舉方式。
- 02_SYN合成電路, cycle time = 5ns.


pipeline.sv

Input Signal	Bit Width	Definition	
clk	1	5 ns Clock	
rst_n	1	非同步reset 當reset negedge時 out及out_valid需為0	
in	4	in = 1~15 且不會為0	
in_valid	1	in_valid 拉起為1 時in進入,in最後一筆進入,in_valid降下為0。	

Output Signal	Bit Width	Definition
out	32	$out = in^8$
out_valid	1	請參考block digram設計,當out_valid = 1 時每個posedge會依"in順序"檢查output。

Output & Waveform

Waveform



Command

tar -xvf ~dcsta01/Lab03.tar_

 Need 02_SYN/01_run_dc Synthesis
 without any latch, error timing met

Startpoint: s2_in0_reg_7_ (rising edge-triggered flip-flop clocked by clk) Endpoint: s3_in0_reg_15_ (rising edge-triggered flip-flop clocked by clk) Path Group: clk Path Type: max					
Point	Incr	Path			
clock clk (rise edge) clock network delay (ideal) s2_in0_reg_7_/CK (DFFRHQXL) s2_in0_reg_7_/Q (DFFRHQXL) u193/Y (INVX1) u173/Y (NOR2X1) u404/S (ADDHXL) u405/Y (XOR2X1) u338/Y (XOR2XL) u50/CO (ADDFX1) u81/CO (ADDFX1) u42/CO (ADDFX1) u21/CO (ADDFX1) u21/CO (ADDFX1) u354/CO (ADDFXL) u380/CO (ADDFXL) u380/CO (ADDFXL) u346/CO (ADDFXL) s3_in0_reg_15_/D (DFFRHQXL) data arrival time	0.00 0.00 0.00 0.52 0.18 0.16 0.27 0.35 0.40 0.48 0.34 0.34 0.34 0.34	0.00 0.00 0.00 r 0.52 r 0.70 f 0.85 r 1.13 r 1.48 r 1.87 f 2.35 f 2.69 f 3.02 f 3.36 f 3.80 f 4.69 f 4.69 f 4.69 f			
clock clk (rise edge) clock network delay (ideal) s3_in0_reg_15_/CK (DFFRHQXL) library setup time data required time	5.00 0.00 0.00 -0.30	5.00 5.00 5.00 r 4.70 4.70			
data required time data arrival time slack (MET)		4.70 -4.69 			



Appendix

Digital Circuits and Systems(DEE3342) How to Upload Your Design?

Name: Jesse Chen

Advisor: Tian-Sheuan Chang

2019.03.20(revised)

Problems

- The servers in ED415 can not connect to external network for security issues
- It takes too long for students to wait for demo
- · We will give you a script to upload your file to us

Directory Tree Structure

- The following directory of lab and homework will be like this:
 - Add 09_upload with 01_upload and 02_download

```
Lab02
|-- 00_TESTBED
|-- PATTERN.sv
|-- TESTBENCH.sv
|-- ncprotect.log
|-- 01_RTL
|-- 01_run
|-- 09_clean_up
|-- Counter.sv
|-- PATTERN.sv -> ../00_TESTBED/PATTERN.sv
|-- TESTBENCH.sv -> ../00_TESTBED/TESTBENCH.sv
|-- novas.conf
|-- 02_SYN
|-- 01_run_dc
|-- 09_clean_up
|-- Counter.sv -> ../01_RTL/Counter.sv
|-- NetList
|-- Report
|-- alib-52
|-- slow.db.alib
|-- syn.tcl
|-- 09_upload
|-- 01_upload -> /RAID2/COURSE/dcs/dcsta01/upload_script/ST/Lab02/01_upload
|-- 02_download -> /RAID2/COURSE/dcs/dcsta01/upload_script/ST/Lab02/02_download
|-- 02_download -> /RAID2/COURSE/dcs/dcsta01/upload_script/ST/Lab02/02_download
|-- Counter.sv -> ../01_RTL/Counter.sv
```

Upload Steps

- \$./01_upload
- Display the file first in green color

```
position sequential circuit
 // position <= 0;
                      flag_action <= 0;
flag_combo <= 0;
                      counter_output <= 0;
out_valid <= 0;</pre>
                      gin
for(i=0;i<ROW;i=i+1) begin
for(j=0;j<COL;j=j+1) begin
stone[i][j] <= stone_nxt[i][j];
                      flag_position <= flag_position_nxt;
flag_action <= flag_action_nxt;
flag_combo <= flag_combo_nxt;</pre>
                      counter_output <= counter_output_nxt;
out_valid <= out_valid_nxt;</pre>
                      out combo <= out combo nxt;
The 1st demo deadline is Wed Mar 20 12:55:59 CST 2019 , and the 2nd demo deadline is Thu Mar 21 12:59:59 CST 2019 It is Wed Mar 20 15:35:11 CST 2019 now!
It will upload to d
It will overwrite your file if you have uploaded before.
Is this the file you want to upload?(y/n):
```

Upload Steps

- Display the deadline for the 1st demo and the 2nd demo
 - Get the current time and decide whether it is for 1st demo or the 2nd demo

```
out_combo <= out_combo_nxt;
end
end

end

end

The 1st demo deadline is Wed Mar 20 12:50:59 CST 2019 , and the 2nd demo deadline is Sat Mar 23 00:00:59 CST 2019
It is Wed Mar 20 12:45:21 CST 2019 now!
It will upload to demo1.
It will overwrite your file if you have uploaded before.
Is this the file you want to upload?(y/n):
```

```
The 1st demo deadline is Wed Mar 20 12:55:59 CST 2019 , and the 2nd demo deadline is Thu Mar 21 12:59:59 CST 2019 It is Wed Mar 20 15:40:40 CST 2019 now!

It will upload to demo2.

It will overwrite your file if you have uploaded before.

Is this the file you want to upload?(y/n):n

Abort the process without uploading.
```

```
The 1st demo deadline is Wed Mar 20 12:55:59 CST 2019 , and the 2nd demo deadline is Wed Mar 20 12:59:59 CST 2019
It is Wed Mar 20 13:00:27 CST 2010 new!
The submission is not accepted since the 2nd demo deadline is over.
```

Upload Steps

- It will overwrite the file you uploaded before
 - Input y or n

```
endmodule

The 1st demo deadline is Wed Mar 20 12:55:59 CST 2019 , and the 2nd demo deadline is Wed Mar 20 12:59:59 CST 2019

It is Wed Mar 20 12:53:33 CST 2019 now!

It will upload to demol.

It will overwrite your file if you have uploaded before.

Is this the file you want to upload?(y/n):y

Jpload done!
```

```
The 1st demo deadline is Wed Mar 20 12:55:59 CST 2019 , and the 2nd demo deadline is Wed Mar 20 12:59:59 CST 2019
It is Wed Mar 20 12:57:17 CST 2019 now!
It will upload to demo2.
It will overwrite your file if you have uploaded before.
Is this the file you want to upload?(y/n):n
Abort the process without upload.
```

```
The 1st demo deadline is Wed Mar 20 12:55:59 CST 2019 , and the 2nd demo deadline is Wed Mar 20 12:59:59 CST 2019 It is Wed Mar 20 12:58:13 CST 2019 now!
It will upload to demo2.
It will overwrite your file if you have uploaded before.
Is this the file you want to upload?(y/n):f
Wrong answer.
```

Download Steps

- You can check your file after uploading
- \$./02_download [Argument]
 - \$./02_download demo1
 - \$./02_download demo2

```
linux31 [Lab02/09_upload]% ./02_download demo1
Download done!
linux31 [Lab02/09_upload]% ./02_download demo2
Download done!
linux31 [Lab02/09_upload]% ./02_download hlakjsdhf
Wrong argument.
Only accept demo1 or demo2!
```

linux31 [Lab02/09_upload]% ./02_download demo2 You haven't uploaded yet!

Download to 09_upload

```
linux31 [Lab02/09_upload]% ls
01_upload 02_download Counter.sv Counter_dcsta02.sv
```