

2019 DCS Lab 01

隋建德 張國威


Lab01

- 加法
 - -A = B + C;
- 排序(大到小)
 - $-4,5 \rightarrow 5,4$



Command

- tar xvf ~dcsta01/Lab01.tar
- cd Lab01/01_RTL/
- gedit
 - If you use Windows ,you can use Notepad++
 - view → Highlight Mode → Sources → Verilog



Port

Input Signal	Bit Width	Definition
in_number1	4	4 random 4-bits numbers
in_number2	4	
in_number3	4	
in_number4	4	

Output Signal	Bit Width	Definition
out_number1	5	out_number1 ≥ out_number2
out_number2	5	

Output & Waveform

Waveform



E3 rule

- 請寫完的同學找助教Demo, Demo完仍然要上傳 E3
- Rename Lab01_dcsxx.sv
- 補交請在晚上12點前補交