INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jinson/vivado/Lab09\_PWM/Lab09\_PWM.srcs/sim\_1/new/test.sv" into library xil\_defaultlib

INFO: [VRFC 10-311] analyzing module test