Intro to C

HELLO WORLD

```
#include <stdio.h>
int main(void) {
    printf("Hello World!\n");
    return 0;
}

#include: preprocessor inserts stdio.h contents
stdio.h: contains printf declaration
main: program starts here
void: keyword for argument absence
{ }: basic block/scope delimiters
printf: prints to the terminal
\n: newline character
return: leave function return value
```

COMPILING

```
$ gcc hello.c -o hello
$ ./hello
Hello World!
```

BASIC DATA TYPES

```
char c = 5; char c = 'a';
  one byte, usually for characters (1970: ASCII is fine)
int i = 5; int i = 0xf; int i = 'a';
  usually 4 bytes, holds integers
float f = 5; float f = 5.5;
  4 bytes floating point number
double d = 5.19562
  8 bytes double precision floating point number
```

BASIC DATA TYPES — LOGIC

```
int i = 5 / 2; //i = 2
integer logic, no rounding
float f = 5.0f / 2; //f = 2.5f
  decimal logic for float and double
char a = 'a' / 2 //a = 97 / 2 = 48
  char interpreted as character by console
```

BASIC DATA TYPES — SIGNED/UNSIGNED

```
signed int i = -5 //i = -5 (two's complement) unsigned int i = -5 //i = 4294967291
```

${\bf Basic\ Data\ Types-short/long}$

```
short int i = 1024 //-32768...32767
long int i = 1024 //-2147483648...2147483647
```

BASIC DATA TYPES — MORE SIZE STUFF

```
sizeof int; sizeof long int; //4; 4; (x86 32-Bit)
use data types from inttypes.h to be sure about sizes:
    #include <inttypes.h>
    int8_t i; uint32_t j;
```

BASIC DATA TYPES — CONST/VOLATILE

```
const int c = 5;
  i is constant, changing it will raise compiler error

volatile int i = 5;
  i is volatile, may be modified elsewhere (by different program in shared memory, important for CPU caches, register, assumptions thereof)
```

VARIABLES - LOCAL VS. GLOBAL

```
int m; // global variable

int myroutine(int j) {
   int i = 5 // local variable
   i = i+j;
   return i;
}

global variables (int m):
   lifetime: while program runs
   placed on pre-defined place in memory
basic block/function-local variables (int i):
   lifetime: during invocation of routine
   placed on stack or in registers
```

VARIABLES - LOCAL VS. STATIC

```
int myroutine(int j) {
   static int i = 5;
   i = i+j;
   return i;
}

k = myroutine(1); // k = 6
k = myroutine(1); // k = 7

static function-local variables:
   saved like global variables
```

tatic function-local variables: saved like global variables variable persistent across invocations lifetime: like global variables

PRINTING

```
int i = 5; float f = 2.5;
printf("The numbers are i=%d, f=%f", i, f);

comprised of format string and arguments
may contain format identifiers (%d)
see also man printf
special characters: encoded via leading backslash:
   \n newline
   \t tab
   \' single quote
   \" double quote
   \" double quote
   \0 null, end of string
```

COMPOUND DATA TYPES

```
structure: collection of named variables (different types)
union: single variable that can have multiple types
members accessed via . operator
```

```
struct coordinate {
  int x;
  int y;
}
union longorfloat {
  long l;
  float f;
}
struct coordinate c;
c.x = 5;
c.y = 6;
union longorfloat lf;
lf.1 = 5;
lf.f = 6.192;
```

FUNCTIONS

encapsulate functionality (reuse)

code structuring (reduce complexity)

must be declared and defined

Declaration: states signature

<u>Definition</u>: states implementation (implicitly declares function)

```
int sum(int a, int b); // declaration
int sum(int a, int b) { // definition
  return a+b;
}
```

HEADER FILES

header file for frequently used declarations

use extern to declare global variables defined elsewhere

use static to limit scope to current file (e.g. static float pi in sum.c: no pi in main.c)

```
// mymath.h
int sum(int a, int b);
extern float pi;

// sum.c
#include "mymath.h"

float pi = 3.1415927;
int sum(int a, int b) {
  return a+b;
}

// main.c
#include <stdio.h>
#include "mymath.h"

void main() {
  printf("%d\n", sum(1,2));
  printf("%f\n", pi);
```

DATA SEGMENTS AND VARIABLES

Stack: local variables

Heap: variables crated at runtime via malloc()/free()

Data Segment: static/global variables

Code: functions

FUNCTION OVERLOADING

no function overloading in C!

use arrays ore pointers

POINTERS

```
int a = 5;
int *p = &a // points to int, initalized to point to a
int *q = 32 // points to int at address 32
int b = a+1;
int c = *p; // dereference(p) = dereference(8a) = 5
int d = (*p)+2 // = 7
int *r = p+1; // pointing to next element p is pointing to
int e = *(p+2) // dereference (p+2) = d = 7
```

POINTERS — LINKED LIST

linked-list implementation via next-pointer

```
struct 11 {
  int item;
  struct 11 *next;
}
struct 1 first;
first.item = 123;
struct 11 second;
second.item = 456;
first.next = &second;
```

ARRAYS

= fixed number of variables continuously laid out in memory

STRINGS

```
= array of chars terminated by NULL:
```

(e.g. split line into words)

```
char A[] = { 'T', 'e', 's', 't', '\0' };
char A[] = "Test";

declaration via pointer:
   const char *p = "Test";

common string functions (string.h):
   length: size_t strnlen(const char *s, size_t maxlen)
```

```
length:size_t strnlen(const char *s, size_t maxlen)
compare:
  int strncmp(const char *s1, const char *s2, size_t n);
copy:int strncpy(char *dest, const char *src size_t n);
tokenize:char *strtok(char *str, const char *delim);
```

ARITHMETIC/BITWISE OPERATORS

```
arithmetic operators:
  a+b, a++, ++a, a+=b, a-b, a--, --a, a-=b, a*b, a*=b, a/b, a/=b, a%b, a%=b
logical operators:
  a&b, a|b, a>>b, a<<b, a^b, ~a
difference pre-/post-increment:
   int a = 5;
   if(a++ == 5) printf("Yes"); // Yes
   if(++a == 5) printf("Yes"); // nothing
operators in order of precedence:
  (), [], ->, .
  !, ++, --, +y, -y, *z, &=, (type), sizeof
  *, /, %
  +, -
  <<, >>
  <, <=, >, >=
  ==, !=
  &&
  11
  ?.:
  =, +=, -=, *=, /=, %=, &=, ~=,=, *=, *=|
STRUCTURES
brackets only needed for multiple statements
if/else, for, while, do-while, switch
may use break/continue
switch: need break statement, otherwise will fall through
 if(a==b) printf("Equal") else printf("Different");
 for(i=10; i>=10; i--) printf("%d", i+1);
 int i=10; while(i--) printf("foo");
 int i=0; do printf("bar"); while(i++ != 0);
 char a = read():
 switch(a) {
   case '1':
    handle_1();
     break;
   default:
     handle_other();
 }
TYPE CASTING
\underline{\text{explicit casting: precision loss possible}}
  int i = 5; float f = (float)i;
implicit casting: if no precision is lost
  char c = 5; int i = c;
pointer casting: changes address calculation
  int i = 5; char *p = (char *)&i; *(p+1)= 5;
type hierarchy: "wider"/"shorter" types
  unsigned int wider than signed int
  operators cast parameters to widest type
```

Attention: assignment cast after operator cast

C PREPROCESSOR

```
modifies source code before compilation
based on preprocessor directives (usually starting with #)
#include <stdio.h>, #include "mystdio.h":
copies contents of file to current file
only works with strings in source file
completely ignores C semantics
```

PREPROCESSOR — SEARCH PATHS

```
#include <file>:system include, searches in:
   /usr/local/include
   libdir/gcc/[target]/[version]/include
   /usr/[target]/include
   /usr/include
   (target: arch-specific (e.g. i686-linux-gnu),
     version: gcc version (e.g. 4.2.4))

#include "file": local include, searches in:
   directory containing current file
   then paths specified by -i <dir>
     then in system include paths
```

PREPROCESSOR — DEFINITIONS

defines introduce replacement strings (can have arguments, based on string replacement) can help code structuring, often leading to source code cluttering

```
#define PI 3.14159265
#define TRUE (1)
#define max(a,b) ((a > b) ? (a) (b))
#define panic(str) do { printf(str); for (;;) } while(0);
#ifdef __unix__
# include <unistd.h>
#elif defined _WIN32
# include <windows.h>
#endif
```

PREPROCESSOR — PREDEFINED MACROS

```
system-specific:
    __unix__, _WIN32, __STDC_VERSION__
useful:
    __LINE__, __FILE__, __DATE__
```

LIBRARIES

= collection of functions contained in object files, glued together in dynamic/static library ex.: Math header contains declarations, but not all definitions

```
#include <math.h>
#include <stdio.h>

int main() {
  float f = 0.555f;
  printf("%f", sqrt(f*4));
  return 0;
}
```

→ need to link math library: gcc math.c -o math -lm

Introduction to Operating Systems

WHAT'S AN OS?

 ${\bf abstraction:}\ provides\ abstraction\ for\ applications$

manages and hides hardware details

uses low-level interfaces (not available to applications)

multiplexes hardware to multiple programs (virtualisation)

makes hardware use efficient for applications

protection

from processes using up all resources (accounting, allocation) from processes writing into other processes memory

resource managing:

manages + multiplexes hardware resources decides between conflicting requests for resource use

strives for efficient + fair resource use

control

controls program execution

prevents errors and improper computer use


 \leadsto no universially accepted definition

HARDWARE OVERVIEW


CPU(s)/devices/memory (conceptually) connected to common bus

CPU(s)/devices competing for memory cycles/bus

all entities run concurrently



today: multiple busses



CENTRAL PROCESSING UNIT (CPU) — OPERATION

fetches instructions from memory, executes them (instruction format/-set depends on CPU)

CPU internal registers store (meta-)data during execution (general purpose registers, floating point registers, instruction pointer (IP), stack pointer (SP), program status word (PSW),...)

execution modes:

user mode (x86: Ring 3/CPL 3):


only non-privileged instructions may be executed

cannot manage hardware \rightarrow protection

kernel mode (x86: Ring O/CPL 0):

all instructions allowed

can manage hw with privileged instructions



RANDOM ACCESS MEMORY (RAM)

keeps currently executed instructions + data

today: CPUs have built-in memory controller

root complex connected directly via

"wire" to caches

pins to RAM

pins to PCI-E switches

CACHING

RAM delivers instructions/data slower than CPU can execute

memory references typicalle follow locality principle:

spatial locality: future refs often near previous accesses

(e.g. next byte in array)

temporal locality: future refs often at previously accessed ref

(e.g. loop counter)

caching helps mitigating this memory wall:

copy used information temporarily from slower to faster storage

check faster storage first before going down memory hierarchy

if not, data is copied to cache and used from there

Access latency:

register: ∼1 CPU cycle

L1 cache (per core): \sim 4 CPU cycles

L2 cache (per core pair): \sim 12 CPU cycles

L3 cache/LLC (per uncore): \sim 28 CPU cycles (\sim 25 GiB/s)

DDR3-12800U RAM: \sim 28 CPU cycles + \sim 50ns (\sim 12 GiB/s)

CACHING — CACHE ORGANISATION

caches managed in hardware

divided into *cache lines* (usually 64 bytes each, unit at which data is exchanged between hierarchy levels)

often separation of data/instructions in faster caches (e.g. L1, see $\it harward\ architecture$)

cache hit: accessed data already in cache (e.g. L2 cache hit)

cache miss: accessed data has to be fetched from lower level

cache miss types:

compulsory miss: first ref miss, data never been accessed

capacity miss: cache not large enough for process working set

conflict miss: cache has still space, but collisions due to

placement strategy

INTERPLAY OF CPU AND DEVICES


I/O devices and CPU execute concurrently

Each device controller

- is in charge of particular device
- has local buffer

Workflow:

- CPU issues commands, moves data to devices
- 2. Device controller informs APIC (Advanced Programmable Interrupt Controller) that operation is finished
- 3. APIC signals CPU
- 4. CPU receives device/interrupt number from APIC, executes handler



DEVICE CONTROL

Devices controlled through their device controller, accepts commands from OS via device driver

devices controlled through device registers and device memory:

control device by writing device registers

read status of device by reading device registers

pass data to device by reading/writing device memory

2 ways to access device registers/memory:

1. port-mapped IO (PMIO):

use special CPU instructions to access port-mapped registers/memory

e.g. x86 has different in/out-commands that transfer 1,2 or 4 bytes between CPU and device

2. memory-mapped IO (MMIO):


use same address space for RAM and device memory some addresses map to RAM, others to different devices access device's memory region to access device registers/memory

some devices use hybrid approaches using both

DEVICE CONTROL — NVIDIA GENERAL PURPOSE GPU

memory-mapped ring-buffer and put/get-device

mapping can be exposed to application \rightsquigarrow application can submit commands in user-mode



Summary

The OS is an abstraction layer between applications and hardware (multiplexes hardware, hides hardware details, provides protection between processes/users)

The CPU provides a separation of User and Kernel mode (which are required for an OS to provide protection between applications)

CPU can execute commands faster than memory can deliver instructions/data - memory hierarchy mitigates this memory wall, needs to be carefully managed by $\operatorname{\mathsf{OS}}$ to minimize slowdowns

device drivers control hardware devices through PMIO/MMIO

Devices can signal the CPU (and through the CPU notify the OS) through interrupts

OS Concepts

OS INVOKATION

OS Kernel does not always run in background!

Occasions invoking kernel, switching to kernel mode:

- **System calls**: User-Mode processes require higher privileges **Interrupts**: CPU-external device sends signal
- Exceptions: CPU signals unexpected condition

SYSTEM CALLS — MOTIVATION

Problem: protect processes from one another

Idea: Restrict processes by running them in user-mode

- → Problem: now processes cannot manage hardware.... who can switch between processes? who decides if process may open certain file?
- → Idea: OS provides services to apps app calls system if service is needed (syscall) OS checks if app is allowed to perform action if app may perform action and hasn't exceeded quota, OS performs action in behalf of app in kernel mode

SYSTEM CALLS — EXAMPLES

fd = open(file, how,...) - open file for read/write/both documented e.g. in man 2 write overview in man 2 syscalls

SYSTEM CALLS VS. APIS

syscalls: interface between apps and OS services, limited number of well-defined entry points to kernel

APIs: often used by programmers to make syscalls e.g. printf library call uses write syscall common APIs: Win32, POSIX, C API

SYSTEM CALLS — IMPLEMENTATION

trap instruction: single syscall interface (entry point) to kernel switches CPU to kernel mode, enters kernel in same, predefined way for all syscalls system call dispatches then acts as syscall multiplexer

syscalls identified by number passed to trap instruction syscall table maps syscall numers to kernel functions dispatcher decides where to jump based on number and table programs (e.g. stdlib) have syscall number compiled in! → never reuse old numbers in future kernel versions

INTERRUPTS

devices use interrupts to signal predefined conditions to OS reminder: device has "interrupt line" to CPU e.g. device controller informs CPU that operation is finished

programmable interrupt controller manages interrupts

interrupts can be masked

masked interrupts: queued, delivered when interrupt unmasked queue has finite length --- interrupts can get lost

noteable interrupt examples:

- 1. timer-interrupt: periodically interrupts processes, switches to kernel --- can then switch to dif-
- 2. network interface card interrupts CPU when packet was received → can deliver packet to process and free NIC buffer

when interrupted, CPU

- looks up interrupt vector (= table pinned in memory, contains addresses of all service routines)
- 2. transfers control to respective interrupt service routine in OS that handles interrupt

 $interrupt service\ routine\ must\ first\ save\ interrupted\ processe's\ state\ (instruction\ pointer,\ stack\ pointer)$ ter, status word)

EXCEPTIONS

sometimes unusual condition makes it impossible for CPU to continue processing

- → Exception generated within CPU:

- CPU interrupts program, gives kernel control kernel determines reason for exception if kernel can resolve problem \leadsto does so, continues **faulting instruction** kills process if set

Difference to Interrupts: interrupts can happen in any context, exceptions always occur asynchronous and in process context

OS CONCEPTS — PHYSICAL MEMORY

up to early 60s:

- programs loaded and run directly in physical memory
- program too large ightarrow partitioned manually into overlays
- OS then swaps overlays between disk and memory
- different jobs could obeserve/modify eachother

OS CONCEPTS — ADDRESS SPACES

bad programs/people need to be isolated

Idea: give every job the illusion of having all memory to itself every job has own address space, can't name addresses of others jobs always and only use virtual addresses

VIRTUAL MEMORY — INDIRECT ADDRESSING

Today: every CPU has built-in memory management unit (MMU)

MMU translates virtual addresses to physical addresses at every store/load operation

--- address translation protects one program from another

Definitions:

Virtual address: address in process' address space Physical address: address of real memory

VIRTUAL MEMORY - MEMORY PROTECTION

MMU allows kernel-only virtual addresses

- kernel typically part of all address spaces
- ensures that apps can't touch kernel memory

MMU can enforce read-only virtual addresses

- allows safe sharing of memory between apps

MMU can enforce execute disable

- makes code injection attacks harder

VIRTUAL MEMORY — PAGE FAULTS

not all addresses need to be mapped at all times

- MMU issues page fault exception when accessed virtual address isn't mapped
- OS handles page faults by loading faulting addresses and then continuing the program
- ---> memory can be over-committed: more memory than physically available can be allocated to application

page faults also issued by MMU on illegal memory accesses

OS CONCEPTS — PROCESSES

= program in execution ("instance" of program)

each process is associated with a process control block (PCB)

contains information about allocated resources

each process is associated with a virtual address space (AS)

- all (virtual) memory locations a program can name
- starts at 0 and runs up to a maximum
- address 123 in AS1 generally \neq address 123 in AS2
- indirect addressing \leadsto different ASes to different programs
- → protection between processes

OS CONCEPTS — ADDRESS SPACE LAYOUT


address spaces typically laid-out in different sections

- memory addresses between sections illegal
- illegal addresses → page fault
- more specifically calls segmentation fault
- OS usually kills process causing segmentation fault

Stack: function history, local variables

Data: Constants, static/global variables, strings

Text: Program code



OS CONCEPTS — THREADS

each progress: ≥ 1 threads (representing execution states)

IP stores currently executed instruction (address in text section)


SP register stores address of stack top

 $(>1 \text{ threads} \rightarrow \text{multiple stacks!})$

PSW contains flags about execution history

(e.g. last calculation was 0 \rightarrow used in following jump instruction)

more general purpose registers, floating point registers,...



OS CONCEPTS — POLICIES VS. MECHANISMS

separation useful when designing OS

Mechanism: implementation of what is done (e.g. commands to put a HDD into standby mode)

Policy: rules which decide when what is done and how much (e.g. how often, how many resources are used,...)

→ mechanismes can be reused even when policy changes

OS CONCEPTS — SCHEDULING


multiple processes/threads available --> OS needs to switch between them (for multitasking)

scheduler decides which job to run next (policy)

dispatcher performs task-switching (mechanism)

schedulers try to

- provide fairness
- while meeting goals
- and adhering to priorities



OS CONCEPTS — FILES

OS hides peculiarities of disks,...

programmer uses device-independent files/directories for persistent storage

Files: associate file name and offset with bytes

Directories: associate directory names with directory names or file names

File System: ordered block collection

- main task: translate (dir name + file name + offset) to block
- programmer uses file system operations to operate on files

(open, read, seek)

processes can communicate directly through special *named pipe* file (used with same operations as any other file)

OS CONCEPTS — DIRECTORY TREE

directories form directory tree/file hierarchy

→ structure data

root directory: topmost directory in tree

files specified by providing path name to file

OS CONCEPTS — MOUNTING

Unix: common to orchestrate multiple file systems in single file hierarchy

file systems can be mounted on directory

Win: manage multiple directory hierarchies with drive letters

(e.g.C:\Users)

OS CONCEPTS — STORAGE MANAGEMENT

OS provides uniform view of information storage to file systems

- drivers hide specific hardware devices
- \rightarrow hides device peculiarities
- general interface abstracts physical properties to logical units
- \rightarrow block

OS increases I/O performance:

- Buffering : Store data temporarily while transferred
- Caching: Store data parts in faster storage
- Spooling : Overlap one job's output with other job's input

Processes

THE PROCESS ABSTRACTION

computers do "several things at the same time" (just looks this way though quick process switching (Multiprogramming))

- → **process** abstraction models this concurrency:
- container contains information about program execution $% \left(\mathbf{r}\right) =\left(\mathbf{r}\right)$
- conceptually, every progress has own "virtual CPU"
- execution context is changed on process switch
- dispatcher switches context when switching processes
- context switch: dispatcher saves current registers/memory mappings, restores those of next process

PROCESS-COOKING ANALOGON

Program/Process like Recipe/Cooking

Recipe: lists ingredients, gives algorithm what to do when

→ program describes memory layout/CPU instructions

Cooking: activity of using the recipe

→ process is activity of executing a program

multiple similar recipes for same dish

→ multiple programs may solve same problem

(as different processes)
multiple people can cook one recipe

→ one process can have several worker threads

CONCURRENCY VS. PARALLELISM

OS uses currency + parallelism to implement multiprogramming

- 1. **Concurrency**: multiple processes, one CPU
 - → not at the same time
- 2. Paralellism: multiple processes, multiple CPU
- \leadsto at the same time

VIRTUAL MEMORY ABSTRACTION — ADDRESS SPACES

every process has own virtual addresess (vaddr)

MMU relocates each load/store to physical memory (pmem)

processes never see physical memory, can't access it directly

- + MMU can enforce protection (mappings in kernel mode)
- + programs can see more memory than available
 80:20 rule: 80% of process memory idle, 20% active
 can keep working set in RAM, rest on disk
- need special MMU hardware

ADDRESS SPACE (PROCESS VIEW)

code/data/state need to be organized within process

 \leadsto address space layout

Data types:

- 1. fixed size data items
- data naturally free'd in reverse allocation order
- 3. data allocated/free'd "randomly"

 $compiler/architecture\ determine\ how\ large\ int\ is\ and\ what\ instructions\ are\ used\ in\ text\ section\ ({\bf code}\)$

Loader determines based on exe file how executed program is placed in memory

SEGMENTS — FIXED-SIZE DATA + CODE

some data in programs never changes or will be written but never grows/shrinks

 \leadsto memory can be statically allocated on process creation

BSS segment (block started by symbol):

- statically allocated variables/non-initialized variables
- executable file typically contains starting address + size of BSS $\,$
- entire segment initially 0

Data segment:

- fixed-size, initlized data elements (e.g. global variables)

read-only data segment:

- constant numbers, strings

All three sometinmes summarized as one segment

 $compiler\ and\ OS\ decide\ ultimately\ where\ to\ place\ which\ data/how\ many\ segments\ exist$

SEGMENTS — STACK

some data naturally free'd in reverse allocation order

→ very easy memory management (stack grows upwards)

fixed segment starting point

store top of latest allocation in $\boldsymbol{\mathsf{stack}}\ \boldsymbol{\mathsf{pointer}}\ (\mathsf{SP})$

(initialized to starting point)

allocate a byte data structure: SP += a; return(SP - a)


free a byte data structure: SP -= a

SEGMENTS — HEAP (DYNAMIC MEMORY ALLOCATION)

some data "randomly" allocated/free'd

two-tier memory allocation:

- 1. allocate large memory chunk (heap segment) from OS
 - base address + break pointer (BRK)
 - process can get more/give back memory from/to OS
- 2. dynamically partition chunk into smaller allocations
 - malloc/free can be used in random oder
 - purely user-space, no need to contact kernel



Summary

recipe vs. cooking is like program vs. process

processes = ressource container for OS

process feels alone: has own CPU + memory

OS implements multiprogramming through rapid process switching

Process API

EXECUTION MODEL — ASSEMBLER (SIMPLIFIED)

OS interacts directly with compiled programs

- switch between processes/threads \leadsto **save/restore** state
- deal with/pass on signals/exceptions
- receive **requests** from applications

Instructions:


- ${\tt mov}$: Copy referenced data from second operand to first operand
- add/sub/mul/div: Add,...from second operand to first operand
- inc/dec: increment/decrement register/memory location
- ${\tt shl/shr}$: shift first operand left/right by amount given by second operand
- ${\tt and/or/xor:}$ calculate bitwise and,... of two operands storing result in first
- not: bitwise negate operand

EXECUTION MODEL — STACK (X86)

stack pointer (SP): holds address of stack top (growing downwards)

stack frames: larger stack chunks

base pointer (BP): used to organize stack frames



EXECUTION MODEL — JUMP/BRANCH/CALL COMMANDS (X86)

jmp: continue execution at operand address

j\$condition: jump depending on PSW content

true → jump

 $\mathsf{false} \leadsto \mathsf{continue}$

examples: je (jump equal), jz (jump zero)

call: push function to stack and jump to it

 ${\tt return:} \ return \ from \ function \ (jump \ to \ return \ address)$

EXECUTION MODEL — APPLICATION BINARY INTERFACE (ABI)

standardizes binary interface between programs, modules, OS:

- executable/object file layout
- calling conventions
- alignment rules

 $\textbf{calling conventions:} \ standardize \ exact \ way \ function \ calls \ are \ implemented$

→ interoperability between compilers

EXECUTION MODEL — CALLING CONVENTIONS (X86)

function call (caller):

- 1. save local scope state
- 2. set up parameters where function can find them
- 3. transfer control flow

function call (called function):

- 1. set up new local scope (local variables)
- 2. perform duty
- 3. put return value where caller can find it
- 4. jump back to caller (IP)

PASSING PARAMETERS TO THE SYSTEM

parameters are passed through system calls

call number + specific parameters must be passed

parameters can be transferred through

- CPU registers (~6)
- Main Memory (heap/stack more parameters, data types)

ABI specifies how to pass parameters

return code needs to be returned to application

- negative: error code
- positive + 0: success
- usually returned via A+D registers

SYSTEM CALL HANDLER

implements the actual serivce called through a syscall:

- saves tainted registers reads passed parameters sanitizes/checks parameters
- checks if caller has enough permissions to perform the requested action performs requested action in behalf of the caller returns to caller with success/error code

PROCESS API — CREATION

process creation events:

- system initialization
- process creation syscall
 user requests process creation
 batch job-initiation

events map to two mechanisms:

- Kernel spawns initial user space process on boot (Linux: init)
 User space processes can spawn other processes (within their quota)

PROCESS API — CREATION (POSIX)

PID: identifies process

pid = fork(): duplicates current process:

returns 0 to new child

returns new PID to parent

→ child and parent independent after fork

exec (name): replaces own memory based on executable file

name specifies binary executable file

exit(status): terminates process, returns status

pid = waitpid(pid, &status): wait for child termination

- pid: process to wait for
- status: points to data structure that returns information about the process (e.g., exit status)
- passed pid is returned on success, -1 otherwise

process tree: processes create child processes, which create child processes, ...

- parent and child execute concurrently
- parent waits for child to terminate (collecting the exit state)

DAEMONS

= program designed to run in the background

detached from parent process after creation, reattached to process tree root (init)

PROCESS STATES

blocking: process does nothing but wait

- usually happens on syscalls (OS doesn't run process until event happens)



- 1. Process blocks for input
- 2. Scheduler picks another process
- Scheduler picks this process
 Input becomes available

PROCESS TERMINATION

different termination events:

- 1. normal exit (voluntary)
 - -return 0 at end of main
- exit(0)
 2. error exit (voluntary)
 - -return $\mathbf{x} \, (\mathbf{x} \neq \, 0)$ at end of main
 - $-\text{exit}(x) (x \neq 0)$
- abort ()
 3. fatal error (involuntary)
 - OS kills process after exception
- process exceeds allowed ressources
- 4. killed by another process (involuntary)
 - another process sends kill signal (only as parent process or administrator)

EXIT STATUS

voluntary exit: process returns exit status (integer)

ressources not completely free'd after process terminates

→ **Zombie** or **process stub** (contains exit status until collected via waitpid)

Orphans: Processes without parents

- usually adopted by init
- some systems kill all children when parent is killed

exit status on involuntary exit:

- Bits 0-6: signal number that killed process (0 on normal exit)
- Bit 7: set if process was killed by signal
- Bits 8-15: 0 if killed by signal (exit status on normal exit)

Threads

PROCESSES VS. THREADS

Traditional OS: each process has

- own address space
- own set of allocated resources
- one thread of execution (= one execution state)

Modern OS: processes + threads of execution handled more flexibly

- processes provide abstraction of address space and resources
- threads provide abstraction of execution states of that address space

Exceptions:

- sometimes different threads have different address spaces
- Linux: threads = regular processes with shared resources and AS regions


THREADS - WHY?

many programs do multiple things at once (e.g. web server)

→ writing program as many sequential threads may be easier than with blocking operations

Processes: rarely share data (if, then explicitly)

Threads: closely related, share data



single-threaded process

multithreaded process

THREADS — POSIX

PThread: base object with

- identifier (thread ID, TID)
- register set (including IP and SP)
- stack area to hold execution state

Pthread_create: create new thread

- Pass: pointer to pthread_t (will hold TID after successful call)
- Pass: attributes, start function, arguments
- Returns: 0 on success, error value else

Pthread_exit: terminate calling thread

- Pass: exit code (casted to void pointer)

- Free's resources (e.g. stack)

Pthread_join: wait for specified thread to exit

- Pass: ptread_t to wait for (or -1 for any thread)
- Pass: pointer to pointer for exit code
- Returns: 0 on success, error value else

Pthread_yield: release CPU to let another thread run

THREADS — PROBLEMS

Processes vs. Threads:

- Processes: only share resources explicitly
- Threads: more shared state \rightarrow more can go wrong

Challenges: programmer needs to take care of

- activities: dividing, ordering, balancing
- data: dividing
- shared data: access synchronizing

PCB vs. TCP

PCB (process control block): information needed to implement processes

- always known to OS

 $\textbf{TCB} \ (\textit{thread control block}) : per \ thread \ data$

- OS knowledge depends on thread model

PCB	TCB
Address space	Instruction pointer
Global variables	Registers
Open files	Stack
Child processes	State
Pending alarms	

THREAD MODELS

Kernel Thread: known to OS kernel

User Thread: known to process

 $\textbf{N:1-Model}: kernel \ only \ knows \ one \ of \ possibly \ multiple \ threads$

- N:1 user threads = user level threads (ULT)

1:1-Model: each user thread maps to one kernel thread

- 1:1 user threads = kernel level threads (KLT)

 $\textbf{M:N-Model} \ (\text{hybrid model}): flexible \ mapping \ of \ user \ threads \ to \ less \ kernel \ threads$

THREAD MODELS - N:1

Kernel only manages process \rightarrow multiple threads unknown to kernel

Threads managed in user-space library (e.g. GNU Portable Threads) $\,$

Pro:

- + faster thread management operations (up to 100 times)
- + flexible scheduling policy
- + few system resources
- + useable even if OS doesn't support threads

Con:

- no parallel execution
- whole process blocks if one user thread blocks
- reimplementing OS parts (e.g. scheduler)


Stack:

- main stack known to OS used by thread library
- own execution state (= stack) dynamically allocated by user thread library for each thread
- possibly own stack for each exception handler

Heap:

- concurrent heap use possible
- Attention: not all heaps are reentrant

Data: divided into BSS, data and read-only data here as well



THREAD MODELS — 1:1

kernel knows + manages every thread

Pros

- + real parallelism possible
- + threads block individually

Cons:

- OS manages every thread in system (TCB, stacks,...)
- Syscalls needed for thread management
- scheduling fixed in OS


Stack:

- own execution state (= stack) for every thread
- possibly own stack for (each) exception handler

Heap:

- parallel heap use possible
- Attention: not all heaps are thread-safe
- if thread-safe: not all heap implementations perform well with many threads

Data: divided into BSS, data and read-only data here as well



THREAD MODELS - M:N

 $\textbf{Principle} \hbox{:}\ M \ \text{ULTs are mapps to (at most)}\ N \ \text{KLT}$

- Goal : pros of ULT and KLT non-blocking with quick management
- create sufficient number of KLTs and flexibly allocate ULTs to them
- Idea: if ULT blocks ULTs can be switched in userspace

Pros:

- + flexible scheduling policy
- + efficient execution

Cons:

- hard to debug
- hard to implement (e.g. blocking, number of KLTs,...)

Implementation — Upcalls:

- kernel notices that thread will block ightarrow sends signal to process
- upcall notifies process of thread id and event that happened
- exception handler of process schedules a different process thread
- kernel later informs process that blocking event finished via other upcall

Scheduling

MOTIVATION

K jobs ready to run, $K>N\geq 1$ CPUs available

Scheduling Problem:

- Which jobs should kernel assign to which CPUs?
- When should it make decision?

DISPATCHER

Dispatcher: performs actual process switch

- mechanism
- save/restore process context
- switch to user mode

Scheduler: selects next process to run based on *policy*

VOLUNTARY YIELDING VS. PREEMPTION


kernel responsible for CPU switch

kernel doesn't always run \rightarrow can only dispatch different process when invoked

 $\textbf{cooperative multitasking} : \textbf{running process performs} \textit{yield } \textbf{syscall} \rightarrow \textbf{kernel switches process}$

preemptive scheduling:

- kernel invoked in certain time intervals
- kernel makes scheduling decisions after every time-slice



SCHEDULING — PROCESS STATES

new: process was created but did not run vet

running: instructions are currently being executed

waiting: process is waiting for some event

ready: process is waiting to by assigned a processor

terminated: process has finished execution

SCHEDULING - LONG-TERM VS. SHORT-TERM

Short-term scheduler (CPU Scheduler, focused on in this lecture):

- selects process to run next, allocates CPU
- invoked frequently (ms) → must be fast

Long-term scheduler (job scheduler):

- selects process to be brought into ready queue
- invoked very infrequently (s, m) \leadsto can be slow
- controls degree of multiprogramming

SCHEDULING QUEUES

job queue: set of all processes in system

ready queue: process in main memory, ready or waiting

device queue: processes waiting for I/O device

SCHEDULING POLICIES — CATEGORIES

batch scheduling:

- still widespread in business (payroll, inventory,...)
- no users waiting for quick response
- non-preemptive algorithms acceptable \rightarrow less switches \rightarrow less overhead

interactive scheduling:

- need to optimize for response time
- preemption essential to keep processes from hogging CPU

real-time scheduling:

- guarantee job completion within time constraints
- need to be able to plan when which process runs + how long
- preemption not always needed

SCHEDULING POLICIES — GOALS

General:

- fairness: give each process fair share of CPU
- balance: keep all parts of system busy

batch scheduling:

- $\hbox{-} \ throughput: number of processes that complete per time unit}$
- turnaround time: time from job submission to job completion
- CPU utilization: keep CPU as busy as prossible

interactive scheduling:

- waiting time: reduce time a process waits in waiting queue
- response time: time from request to first response

real-time scheduling:

- meeting deadlines: finishing jobs in time
- predictability: minimize jitter

SCHEDULING POLICIES — FIRST COME FIRST SERVED

intuitively clear

Example: 3 processes arrive at time 0 in the order P_1 , P_2 , P_3

Process	Burst time	Turnaround time
P_1	24	24
P_2	3	27
P_3	3	30

 $[\]rightsquigarrow$ average turnaround time 27 \rightarrow can we do better?

Conclusion: if processes would arrive in order P_2 , P_3 , P_1 , average turnaround time would be 13 \rightsquigarrow good scheduling can reduce turnaround time

SCHEDULING POLICIES — SHORTEST JOB FIRST

Benefits: optimal average turnaround/waiting/response time

Challenge: cannot know job lengths in advance

Solution: predict length of next CPU burst for each process

→ schedule process with shortest burst next

Burst Estimation: exponential averaging

$$\tau_{n+1} = \alpha t_n + (1 - \alpha) \tau_n$$

(t_n : actual length of n -th CPU burst, τ_{n+1} : predicted length of next CPU burst, $0 \leq \alpha \leq 1$)

PROCESS BEHAVIOUR — CPU BURSTS

CPU bursts exists because processes wait for I/O

CPU-bound processes: spends more time doing computations

→ few very long CPU bursts

I/O-bound processes: spends more time doing I/O

→ many short CPU bursts

SCHEDULING POLICIES — PREEMPTIVE SHORTEST-JOB-FIRST

SJF optimizes waiting/response time

→ what about throughput?

Problem: CPU-bound jobs hold CPU until exit or I/O \rightarrow poor I/O utilization

Idea: SJF, but preempt periodically to make new scheduling decision

- each time slice: schedule job with shortest remaining time next
- alternatively: schedule job with shortest next CPU burst

SCHEDULING POLICIES — ROUND ROBIN

Problem: batch schedulers suffer from starvation and don't provide fairness

Idea: each process runs for small CPU time unit

- time quantum/time slice length: usually 10-100ms
- preempt processes that have not blocked by end of time slice
- append current thread to end of run queue, run next thread

Caution: time slice length needs to balance interactivity and overhead!

 \rightarrow if time slice length in the area of dispatch time, 50% of CPU time wasted for process switching

SCHEDULING POLICIES — VIRTUAL ROUND ROBIN

Problem: RR is unfair for I/O-bound jobs: they block before using up time quantum

Idea: put jobs that didn't use up their quantum in additional queue

- store share of unused time-slice
- give those jobs additional queue priority
- put them back into normal queue afterwards

${\bf Scheduling\ Policies-(strict)\ priority\ scheduling}$

Problem: not all jobs are equally important

→ different priorities (e.g., 4)

Solution: associate priority number with each process

- RR for each priority
- aging: old low priority processes get executed before new higher priority processes

${\bf SCHEDULING\ POLICIES - MULTI-LEVEL\ FEEDBACK\ QUEUE}$

Problem: context switching expensive

 $\leadsto trade\text{-}off\ between\ interactivity\ and\ overhead?}$

Goals:

- higher priority for I/O jobs (usually don't use up quantum)
- low priority for CPU jobs (rather run them longer)

Idea: different queues with different priorities and time slice lengths

- schedule queues with (static) priority scheduling
- double time slice lnegth in each next-lower priority
- process to higher priority when they don't use up quantum repetitively
- process to lower priority when they use up quantum repetitively

SCHEDULING PRINCIPLES — PRIORITY DONATION

Problem: Process B (higher priority) waits for process A (lower priority)

→ B has now effectively lower priority

Solution: priority donation

- give A priority of B as long as B waits for A
- if C, D, E wait for B → A gets highest priority of B, C, D, E

SCHEDULING POLICIES — LOTTERY SCHEDULING

issue number of lottery tickets to processes (amount depending on priority) amount of tickets controls average proportion of CPU for each process

 ${\sf Scheduling}$: scheduler draws random number N, process with N-th ticket is executed

processes can transfer tickets to other processes if they wait for them

Inter Process Communication

OVERVIEW

Reasons for cooperating processes:

- information sharing: share file/data-structure in memory
- $computation\ speed\ -up$: break large tasks in subtasks \leadsto parallel execution
- modularity: divide system into collaborating modules with clean interfaces

IPC: allows data exchange

- message passing: explicitly send/receive information using syscalls
- shared memory: physical memory region used by multiple processes/threads

IPC — MESSAGE PASSING

= mechanism for processes to communicate and synchronize

message passing facilities generally provide send and receive

Implementations:

- hardware bus
- shared memory
- kernel memory
- network interface card (NIC)

Direct messages: processes explicitly named when exchanging messages

Indirect messages: sending to/receiving from mailboxes

- first communicating process creates mailbox, last destroys
- processes can only communicate through shared mailbox $% \left\{ \left(1\right) \right\} =\left\{ \left(1\right) \right\}$

INDIRECT MESSAGES - SYNCHRONIZATION

Blocking (synchronous):

- blocking send: sender blocks until message is received
- blocking receive: receiver blocks until message is available

Non-blocking (asynchronous):

- non-blocking send: sender sends message, then continues
- non-blocking receive: receiver receives valid message or null

MESSAGING — BUFFERING

 $\ messages\ are\ queued\ using\ different\ capacities\ while\ being\ in-flight$

zero capacity: no queuing

- rendezvous: sender must wait for receiver
- message is transferred as soon as receiver becomes available ightarrow no latency/jitter

 $\textbf{bounded capacity}: finite \ number + length \ of \ messages$

- sender can send before receiver waits for messages
- sender must wait if link is full

unbounded capacity:

- sender never waits
- memory may overflow \rightarrow potentially large latency/jitter between ${\tt send}$ and ${\tt receive}$

Messaging — POSIX message queues

create or open existing message queue:

```
mqd_t mq_open (const char *name, int oflag);
```

- name ist path in file system
- access permission controlled through file system access permission

send message to message queue:

```
int mq_send (mqd_t md, const char *msg, size_t len, unsigned priority);
```

receive message with highest priority in message queue:

```
int mq_receive (mqd_t md, char *msg, size_t len, unsigned *priority);
```

register callback handler on message queue (to avoid polling):

```
int mq_notify (mqd_t md, const struct sigevent *sevp);
```

remove message queue:

```
int mq_unlink (const char *name);
```

SHARED MEMORY

Principle: communicate through region of shared memory

- every write to shared region is visible to all other processes
- hardware guarantees that always most recent write is read

Implementation: message passing via shared memory is application-specific

Problems: using shared memory in a safe way is tricky

- cache coherency protocol: makes usage with many processes/CPUs hard
- race conditions: makes usage with multiple writers hard

SHARED MEMORY — POSIX SHARED MEMORY

create or open existing POSIX shared memory object:

```
int shm_open (const char *name, int oflag, mod_t mode);
set size of shared memory region:
   ftruncate (smd, size_t len);
map shared memory object to address space:
   void* mmap (void* addr, size_t len, [...], smd, [...]);
unmap shared memory object from address space:
   int munmap (void* addr, size_t len);
destroy shared memory object:
```

int shm_unlink (const char *name);

= the result of execution as if all operations were executed in some sequential order, and the operations of each processor occurred in the order specified by the program.

Model

- all memory operations occur one at a time in *program order*

SHARED MEMORY — SEQUENTIAL MEMORY CONSISTENCY

- ensures write atomicity

 $\textbf{Reality}: compiler and \ CPU \ re-order \ instructions \ to \ \textit{execution order}$

ightarrow without SC many processes on many CPU behave worse than preemptive threads on 1 CPU

SHARED MEMORY — MEMORY CONSISTENCY MODEL

Problem:

- CPUs generally not sequentially consistent
- compilers do not generate code in program order

SYNCHRONIZATION — RACE CONDITIONS

 $\textbf{Assume} : \mathsf{sequential} \ \mathsf{memory} \ \mathsf{consistency} \to \mathsf{no} \ \mathsf{atomic} \ \mathsf{memory} \ \mathsf{transactions} !$

Critical Sections: protect instructions inside critical section from concurrent execution

CRITICAL SECTIONS — DESIRED PROPERTIES

mutual exclusion: at most one thread can be in the CS at any time

progress: no thread running outside of CS may block another thread from getting in

bounded waiting: once a thread starts trying to enter CS, there is a bound on number of times other threads get in

CRITICAL SECTIONS — DISABLING INTERRUPTS

kernel only switches on interrupts (usually on timer interrupt)

→ have per-thread do not interrupt (DNI)-bit

single-core system:

- enter CS: set DNI bit
- leave CS: clear DNI bit

Advantages:

- easy + convenient in kernel

Disadvantages:

- only works on single-core systems: disabling interrupts on one CPU doesn't affect other CPUs
- only feasible in kernel: don't want to give user power to turn off interrupts!

CRITICAL SECTIONS — LOCK VARIABLES

define global lock variable

- only enter CS if lock is 0, set to 1 on enter
- wait for lock to become 0 otherwise (busy waiting)

Problem: doesn't solve CS problem! Reading/Setting lock not atomic!

CRITICAL SECTIONS — SPINLOCKS

to make lock variable approach work, lock variable must be tested and set at same time atomically:

x86: xchg can atomically exchange memory content with register

- exchanges register content with memory content
- returns previous memory content of lock
- → implementation of critical section as spinlocks

Advantages:

- mutual exclusion: only one thread can enter CS
- progress: only thread within CS hinders others of getting in

Disadvantages:

- bounded waiting: no upper bound

SPINLOCKS — LIMITATIONS

Congestion:

- if most times there is no thread in CS when another tries to enter, then spinlocks are very easy + efficient
- if CS is large or many threads try to enter, spinlocks might not be good choice as all threads actively wait spinning

Multicore: memory address is written at every atomic swap operation

ightarrow memory is expensively kept coherent

Static Priorities (e.g., priority inversion): if low-priority threads hold lock it will never be able to release it, because it will never be scheduled

SPINLOCKS — SLEEP WHILE WAIT

Problem: busy part of busy waiting

- wastes resources,
- stresses cache coherence protocol,
- can cause priority inversion problem

Idea:

- threads sleep on locks if occupied
- wake up threads one at a time when lock becomes free

SPINLOCKS — SEMAPHORE

two new syscalls operating on int variables:

- -wait (&s): if s > 0: s-- and continue, otherwise let caller sleep
- signal (&s): if no thread is waiting: s++, otherwise wake one up

initialize s to maximum number of threads that may enter CS

- -wait = enter_critical_section()
- -signal = leave_critical_section()

mutex (semaphore): semaphore initialized to 1 (only admits one thread at a time into CS)

counting semaphore: semaphore allowing more than one thread into CS at a time

SEMAPHORE - IMPLEMENTATION

wait and signal calls need to be carefully synchronized (otherwise race condition between checking and decrementing s)

signal loss can occur when waiting and waking threads up at same time

- → each semaphore has wake-up queue:
- weak semaphores: wake up random waiting thread on signal
- strong semaphores: wake up thread strictly in order which they started waiting

Advantages:

- mutual exclusion: only one thread can enter CS for mutexes
- progress: only thread within CS hinders others to get in
- bounded waiting: strong semaphores guarantee bounded waiting

Disadvantages

- every enter and exit of CS is syscall ightarrow slow

FAST USER SPACE MUTEX

spinlock:

- + quick when wait-time is short
- waste resources when wait-time is long

semaphore:

- + efficient when wait-time is long
- syscall overhead at every operation

futex

- userspace + kernel component
- try to get into CS with userspace spinlock
- \cdot CS busy \rightarrow use syscall to put thread to sleep
- \cdot otherwise \rightarrow enter CS with now locked spinlock completely in userspace

Synchronization and Deadlocks

PRODUCER-CONSUMER PROBLEM

Definition:

- buffer is shared between producer and consumer (LIFO)
- $-\ \mathtt{count}$ integer keeps track of number of currently available items
- producer produces item \rightarrow placed in buffer, count++
- buffer full \rightarrow producer needs to sleep until consumer consumed an item
- consumer consumes item \rightarrow remove item from buffer, $\mathtt{count}--$
- $-\,$ buffer empty \rightarrow consumer needs to sleep until producer produces item

Problem: race condition on count

${\bf PRODUCER\text{-}CONSUMER\ PROBLEM-CONDITION\ VARIABLES}$

Solution: can be solved with mutex + 2 counting semaphores

- $\ \mathsf{hard} \ \mathsf{to} \ \mathsf{understand}$
- $\ \mathsf{hard} \ \mathsf{to} \ \mathsf{get} \ \mathsf{right}$
- $-\,$ hard to transfer to other problems

condition variables: allow blocking until condition is met

usually suitable for same problems but much easier to get right

Idea:

- new operation performs unlock, sleep, lock atomically
- new wake-up operation is called with lock held
- → simple mutex lock/unlock around CS + no signal loss

Pthread condition variables:

- pthread_cond_init: create + initialize new CV
- pthread_cond_destroy: destroy + free existing CV
- ${\tt pthread_cond_wait} : {\tt block\ waiting\ for\ signal}$
- pthread_cond_timedwait: block waiting for signal or timer
- pthread_cond_signal: signal another thread to wake up
- pthread_cond_broadcast: signal all threads to wake up

```
void producer()
{
    [tem newItem;
    for (;;) // ever
    {
        newItem = produce();
        mutex_lock( &lock );
        while( count == NAX_ITEMS )
        cond_wait( &less, &lock );
        insert (newItem );
        count+;
    cond_signal( &more );
        mutex_unlock( &lock );
    }
}

void consumer()
{
    Item item;
    for (;;) // ever
    {
        mutex_lock( &lock );
        while( count == 0)
        cond_wait ( &lock );
        item = renove();
        cond_signal( &less );
        mutex_unlock( &lock );
        cond_signal( &less );
        mutex_unlock( &lock );
        consume(item );
    }
}
```

READER-WRITER PROBLEM

Problem: model access to shared data structures

- many threads compete to read/write same data
- readers: only read data set, not performing any updates
- $-\ writers$: both read and write
- → using single mutex for read/write operations is not a good solution! (unnecessarily blocking out multiple readers while no writer is present)

Idea: locking should reflect different semantics for reading/writing

- no writing thread \rightarrow multiple readers may be present
- writing thread \rightarrow no other reader/writer allowed

DINING-PHILOSOPHERS PROBLEM

Definition: 5 philosophers with cyclic workflow:

- think
- get hungry
- grab one chopstick
- $-\ {\sf grab}\ {\sf other}\ {\sf chopstick}$
- $-\;\mathsf{eat}$
- put down chopsticks

Rules:

- no communication
- no atomic grabbing of both chopsticks
- no wrestling

Abstraction: models threads competing for limited number of resources **Problem**: what happens if all philosophers grab left chopstick at once?

Deadlock workarounds

- just 4 philosophers allowed at table of 5 \rightarrow deadlock avoidance
- odd philosophers take left chopstick first, even ones take right first \rightarrow deadlock prevention



DEADLOCKS

Deadlocks can arise if all four conditions hold simultaneously:

- mutual exclusion: limited resource access (can only be shared with finite number of users)
- $-\ \mathit{hold}\ \mathit{and}\ \mathit{wait}$: wait for next resource while already holding at least one
- no preemption: granted resource cannot be taken away but only handled back voluntarily
- circular wait: possibility of circularity in requests graph

DEADLOCKS — COUNTERMEASURES

prevention: pro-active, make deadlocks impossible to occur

avoidance: decide on allowed actions based on a-priori knowledge

detection (recovery): react after deadlock happened

DEADLOCKS - PREVENTION

Goal: negate at least one of the required deadlock conditions:

- mutual exclusion: buy more resources, split into pieces, virtualize
- hold and wait: get all resources en-bloque, 2-phase-locking
- $-\ no\ preemption$: virtualize to make preemptable
- $-\ circular\ wait$: reorder resources, prevent through partial order on resources

DEADLOCKS — AVOIDANCE

 $\textbf{safe state} \colon \mathsf{system} \ \mathsf{is in safe state} \to \mathsf{no deadlocks}$

 $\textbf{unsafe state} : \mathsf{system} \ \mathsf{is} \ \mathsf{in} \ \mathsf{unsafe} \ \mathsf{state} \to \mathsf{deadlocks} \ \mathsf{possible}$


avoidance: on every resource request decide if system stays in safe state

 \rightarrow resource allocation graph

${\bf Deadlock\ Avoidance-resource\ allocation\ graph}$

 $\pmb{\text{principle}}\text{: view system state as graph}$

- processes = round nodes
- resources = square nodes
- resource instance = dot in resource node
- resource requests/assignments = edges
- \cdot resource \rightarrow process = resource is assigned to process
- \cdot process \rightarrow resource = process is requesting resource



DEADLOCKS — DETECTION


 $\textbf{principle} : \textbf{allow system to enter deadlock} \rightarrow \textbf{detection} \rightarrow \textbf{recovery scheme}$

wait-for graph (WFG):

- processes = nodes
- wait-for relationship = edges

periodically invoke algorithm searching for cycle in graph

 \leadsto cycle exists \to deadlock exists



DEADLOCKS — RECOVERY

process termination:

- all: abort all deadlocked processes
- selective: abort one process at a time until deadlock is eliminated

termination order: in which order should processes be aborted?

- process priority
- how long already computed? how much longer for completion?
- amount of resources used
- amount of resources needed for completion
- how many processes will need to be terminated
- interactive or batch?

resource preemption:

- victim selection: minimize cos
- rollback: perform periodic snapshots, abort process to preempt resources \rightarrow restart from last safe state
- starvation: same process may always be picked as victim → include rollback count in cost factor

Memory Management Hardware

MAIN MEMORY

main memory + registers = only storage that CPU can access directly

before run: program must be

- brought into memory from background storage
- placed within a process' address space

Earlier: computers had no memory abstraction

 \rightarrow programs accessed physical memory directly

multiple processes can be run concurrently even without memory abstraction (using swapping, relocation)

SWAPPING

Principle:

- roll-out: save program's state on background storage
- roll-in: replace program state with another program's state

Advantages:

- only needs hardware support to protect kernel, not to protect processes from one another

Disadvantages:

- very slow: major part of swap time is transfer time
- no parallelism: only one process runs at a time, owns entire physical address space

OVERLAYS

Problem: what if process needs more memory than available?

 \rightarrow need to partition program manually

STATIC RELOCATION

= OS adds fixed offset to every address in a program when loading + creating process

same address space for every process

→ no protection: every program sees + can access every address!

SHARED PHYSICAL MEMORY — GOALS

Protection

- bug in one process must not corrupt memory in another
- do not allow processes to observe other processes' memory

Transparency:

- process should not require particular physical memory addresses
- processes should not be able to use large amounts of contiguous memory

Resource Exhaustion:


- allow that sum of sizes of all processes is greater than physical memory

MEMORY MANAGEMENT UNIT

need hardware support to achieve safe + secure protection

Goal: hardware maps virtual to physical address

Usage: user program deals with virtual addresses, never sees real addresses



MMU — BASE AND LIMIT REGISTERS

Idea: provide protection + dynamic relocation in MMU

→ introduce special base and limit registers (e.g., Cray-1)

Usage: on every load/store the MMU

- checks if virtual address \geq base
- checks if virtual address < base + limit
- use virtual address as physical address in memory

Protection: OS needs to be protected from processes


- main memory split in two partitions (low = OS, high = user processes)
- OS can access all process partitions (e.g., to copy syscall parameters)
- MMU denies processes access to OS memory

Advantages:

- straight forward to implement MMU
- very quick at run-time

Disadvantages:

- how to grow process' address space?
- how to share code/data?



MMU - SEGMENTATION

Solution to base + limit: use multiple base + limit register pairs per process

 \rightarrow private + public segments

Advantage

- $\hbox{-} \ data/code \ sharing \ between \ processes \ possible \ without \ compromising \ confidentiality$
- process does not need large contiguous physical memory area ightarrow easy placement
- process does not need to be entirely in memory ightarrow memory overcommittement ok

Disadvantages:

- segments need to be kept contiguous in physical memory
- fragmentation of physical memory

SEGMENTATION — ARCHITECTURE


virtual address = [segment #, offset]

each process has $segment\ table$, maps virtual address to physical address in memory

- base: starting physical address where segment resides in memory
- limit: length of segment
- protection: access restriction (read/write) for safe sharing

MMU has two registers that identify current address space

- segment-table base register (STBR): points to segment table location of current process
- segment-table length register (STLR): indicates number of segments used by process



EXTERNAL FRAGMENTATION

Fragmentation = inability to use free memory

External Fragmentation = sum of free memory satisfies requested amount of memory, but is not contiguous

Compaction: reduce external fragmentation

- close gaps by moving allocated memory in one direction
- only possible if relocation is dynamic, can be done at execution time
- problem: expensive! Need to halt process while moving data and updating tables
- → caches need to be reloaded, which should be avoided

MMU — PAGING

Principle: divide physical memory into fixed-size blocks (page frames)

- size = 2^n Bytes (typically 4KiB, 2MiB, 4MiB)

Virtual Memory: divided into same-sized blocks (pages)

Page Table: managed by OS, stores mappings between *virtual page numbers* (vpn) and *page frame numbers* (pfn) for each AS

OS tracks all free frames, modifies page tables as needed

Present Bit (in page table): indicates that virtual page is currently mapped to physical memory

if process issues instruction to access unmapped virtual address, MMU calls OS to bring in the data (page fault)

${\rm MMU-ADDRESS\,TRANSLATION\,SCHEME}$

Virtual address: divided into

- virtual page number: page table index containing base address of each page in physical memory
- $\hbox{-} \textit{page offset}: concatenated with base address \textit{results in physical address}$

MMU — HIERARCHICAL PAGE TABLE

Problem: need to keep complete page table in memory for every address space

Idea: not needing complete table, most virtual addresses unused by process

ightarrow subdivide virutal address further into multiple page indices p_n forming hierarchical page table

HIERARCHICAL PAGE TABLE - X86-64


long mode: 4-level hierarchical page table

page directory base register (control register 3, %CR3) stores starting physical address of first level page table

address-space hierarchy: following page-table hierarchy for every address space:

- page map level 4 (PML4)
- page directory pointers table (PDPT)
- page directory (PD)
- page table entry (PTE)

per level: table can either point to *directory* in next hierarchy level or to *entry* containing actual mapping data



PAGE TABLE ENTRY — CONTENT

valid bit (present bit): whether page is currently available in memory or needs to be brought in by OS via page fault

page frame number: if page is present: physical address where page is currently located

write bit: whether or not page may be written to (may cause page fault)

 $\pmb{\text{caching}} \text{: whether or not page should be cached at all (and with which policy)}$

 $\boldsymbol{accessed\ bit}:$ set by MMU if page was touched since bit was last cleared by OS

 $\mbox{\bf dirty bit}:$ set by MMU if page was modified since bit was last cleared by OS

PAGING — OS INVOLVEMENT

OS performs all operations that require semantic knowledge

page allocation (bringing data into memory): OS needs to find free frame for new pages and set up mapping in page table of affected address space

page replacement: when all page frames are used, OS needs to evict pages from memory

context switching: OS sets MMU's base register (%CR3 on x86) to point to page hierarchy of next process's address space

MMU — INTERNAL FRAGMENTATION

paging: eliminates external fragmentation

problem: internal fragmentation

- memory can only be allocated in page frame sizes
- allocated virtual memory area will generally not end at page boundary $% \left(1\right) =\left(1\right) \left(1\right) \left($
- → unused rest of last allocated page is lost!

MMU — PAGE SIZE TRADEOFFS

fragmentation:

- larger pages → more memory wasted (internal fragmentation) per allocation
- $\mathit{smaller\,pages} \rightarrow \mathsf{only}$ half a page wasted per allocation on average

tahle size

- $larger\,pages \rightarrow$ fewer bits needed for ${\tt pfn}$ (more bits in offset), fewer PTEs
- smaller pages → more + larger PTEs

1/0:

- larger pages → more data needs to be loaded from dist to make page valid
- $\mathit{smaller\,pages} \rightarrow \mathsf{need}$ to trap OS more often when loading large program

Paging

HIERARCHICAL PAGE TABLE — TWO-LEVEL PAGE TABLE

layout: on 32-bit machine with 4KiB pages divide virtual address into


- page number (p): 20 bits
- page offset (d): 12 bits

table paging: table can be paged to save memory – subdivide vpn:

- index in page directory (p_1): 10 bits
- index in page table entry (p_2) : 10 bits

for ranges of 1024 invalid pages, reset present bit in page directory

 \rightarrow save space of second-level page table



LINEAR INVERTED PAGE TABLE

Problem: large AS (64 bit) but only few mapped virtual addresses


- \rightarrow much memory wasted on page tables
- \rightarrow lookup slow due to many levels of hierarchy

Idea: invert page table mapping

- $-\,$ map physical frame to virtual page instead of other way around
- single page table for *all processes* (exactly one table per system)
- one page table entry for each physical page frame

Advantage: less overhead for page table meta data

 $\textbf{Disadvantage} : increases time \ needed \ to \ search \ table \ when \ page \ reference \ occurs$



HASHED INVERTED PAGE TABLE

hash anchor table : limits search to at most a few page-table entries

TRANSLATION LOOKASIDE BUFFER — MOTIVATION

naive paging is slow:

- every load/store requires multiple memory references
- 4-level hierarchy: 5 memory references for every load/store
 (4 page directory/table references, 1 data access)

Idea: add cache that stores recent memory translations

- translation lookaside buffer (TLB) maps [vpn] to [pfn, protection]
- $-\,$ typically 4-way to fully associative hardware cache in MMU
- typically 64-2000 entries
- typically 95%-99% hit rate

TLB — OPERATION

on every load/store:

- check if translation result is cached in TLB (TLB hit)
- otherwise walk page tables, insert result into TLB (TLB \it{miss})

Quick: can compare many TLB entries in parallel in hardware

TLB — TLB MISS

Process.

- evict entry from TLB on TLB miss
- load entry for missing virtual address into TLB

Variants: software-managed and hardware managed

software-managed TLB:

- OS receives TLB miss exception
- OS decides which entry to evict (drop) from TLB
- OS generally walks page tables in software to fill new TLB entry
- TLB entry format specified in instruction set architecture (ISA)

hardware-managed TLB:

- $-\ \mbox{evict}$ TLB entry based on hardware-encoded policy
- walk page table in hardware \rightarrow resolve address mapping

TLB — ADDRESS SPACE IDENTIFIERS

Problem: vpn dependent on AS

- vpns in different AS can map to different pfns
- \rightarrow need to clear TLB on AS switch

Idea: solve vpn ambiguity with additional identifiers in TLB

ASID: TLB has address space identifier (ASID) in every entry

- map [vpn, ASID] to [pfn, protection]
- \rightarrow avoids TLB flush at every address-space switch
- \rightarrow less TLB misses: some TLB entries still present from last time process ran

TLB — REACH

= amount of memory accessible with TLB hits:

 $\mathsf{TLB}\,\mathsf{reach} = \mathsf{TLB}\,\mathsf{size} * \mathsf{page}\,\mathsf{size}$

 $\textbf{ideally}: working \ set \ of \ each \ process \ is \ stored \ in \ TLB \ (otherwise \ high \ degree \ of \ TLB \ misses)$

increase page size:

- + fewer TLB entries per memory needed
- increase internal fragmentation

multiple page sizes:

+ allows applications that map larger memory areas to increase TLB coverage with minimal fragmentation increase

increase TLB size:

expensive

TLB — EFFECTIVE ACCESS TIME

associative lookup: takes au time units (e.g., au=1ns)

memory cycle: takes μ time units (e.g., $\mu = 100 \mathrm{ns})$

TLB hit ratio α : percentage of all memory accesses with cached translation (e.g., $\alpha=99\%$)

effective access time (EAT) for linear page table without cache:

$$\mathsf{EAT} = (\tau + \mu)\alpha + (\tau + 2\mu)(1 - \alpha) = \tau + 2\mu - \mu\alpha$$

Summary

page tables communicate between OS and MMU hardware

- how virtual addresses in each address space translate to physical addresses
- which kind of accesses the MMU should allow/signal to the OS

different page table layouts have been developed

- linear page table
- hierarchical page tables
- inverted page tables
- hashed page tables

performing page table lookups for every memory access significantly slows down execution time of programs

- translation look as ide buffer (TLB) caches previously performed page table lookups
- typical TLBs cover 95%-99% of all translations

Caching

CACHING — MOTIVATION

memory (RAM) needs to be managed carefully

Ideal properties: large, fast, nonvolatile, cheap

Real memory: trade-offs

CACHING — CACHE MISSES

compulsory miss:

- cold start, first reference
- data block was not cached before

capacity miss:


- not all required data fits into cache
- accessed data previously evicted to make room for different data

conflict miss

- collision, interference
- depending on cache organization, data items interfere with each other
- fully associative caches are not prone to conflict misses

CACHING — HARVARD ARCHITECTURE

principle: separate buffer memory for data and instructions



CACHING - WRITE/REPLACEMENT POLICIES

cache hit:

- write-through: main memory always up-to-date, writes might be slow
- $-\ \textit{write-back}$: data written only to cache, main memory temporarily inconsistent

cache miss:

- write-allocate: data read from main memory to cache, write performed afterwards
- write-to-memory: modification is performed only in main memory

CACHE DESIGN PARAMETERS

 ${\it size} + {\it set} \, {\it size}$: small cache \rightarrow set-associative implementation with large sets

 $\textbf{line length} : \text{spatial locality} \rightarrow \text{long cache lines}$

 $\textbf{write policy} : \textbf{temporal locality} \rightarrow \textbf{write-back}$

replacement policy

tagging/indexing: virtual or physical addresses

CACHING — PROBLEMS

ambiguity problem: same virtual addresses point to different physical addresses at different times **alias problem**: different virtual addresses point to same physical memory location

CACHING — VIRTUALLY INDEXED, VIRTUALLY TAGGED

operations


- context switch: cache must be invalidated (and written back if write-back is used)
- fork: child needs complete copy of parent's address space
- exec: invalidate cache, no write-back necessary
- exit: flush cache
- brk/sbrk: growing = nothing, shrinking = (selective) cache invalidations

shared memory/memory-mapped files: alias problem!

- disallow, do not cache
- only allow addresses mapping to same cache line (if using direct-mapped write-allocate cache)
- each frame accessible from exactly one virtual address at any time \rightarrow alias page invalidation

1/0:

- buffered I/O: no problems
- unbuffered I/O:
- \cdot write: information may still be in cache \rightarrow write back before I/O starts
- \cdot read: cache must be invalidated



CACHING — VIRTUALLY INDEXED, PHYSICALLY TAGGED

usage: often used as first-level cache


management:

- no ambiguities
- no cache flush/context switch
- shared memory/memory mapped files: virtual starting addresses must be mapped to same cache line
- I/O: cache flush required

conflicts: data structures with address distance = multiple of cache size are mapped to same line

runtime properties:

- cache flush: avoidable most times (fast context switches, interrupt-handling, syscalls)
- deferred write-back after context switch:
- \cdot avoids write accesses \rightarrow performance gain
- \cdot variable execution time caused by compulsory misses
- dynamic memory management : causes variable execution times through conflict misses
- -multiprocessor systems : problematic with shared memory which line should be invalidated?
- \cdot cache size is small multiple of page size (1-4)
- · requires to only invalidate/flush 1-4 cache lines by cache coherency HW



CACHING — PHYSICALLY INDEXED, PHYSICALLY TAGGED

Advantages:

- completely transparent to processor
- no performance-critical system support required (including I/O)
- SMPs with shared memory can use coherency protocol implemented in hardware

random allocation conflicts:

- page conflicts caused by random allocation of physical memory
- contiguous virtual memory normally mapped to arbitrary free physical pages

random coloring conflicts: consequences of random page coloring:

- cache conflicts
- cache only partially used
- significant runtime variations

conflict mitigation:

- sequential page colors for individual memory segments
- cache partitioning: divide physical memory in disjoint subsets, all pages of subset are mapped to same cache partition

