视频编解码芯片规格书 ——AC5402 芯片

珠海市杰理科技股份有限公司

版本: V1.0

日期: 2017.07.12

版权所有, 未经许可, 禁止外传

AC5402 Features

Kernel architecture

- ≫ Dual-core 32-bit CPU
- * 32KB I-Cache, 24KB D-Cache, Peripherals allowed to access the DDR through the cache
- * 64K on-chip SRAM
- ≈ 240MHz maximum operating frequency
- * 256 interrupt sources, 8-level programmable priority
- * Supports external I/O interrupts
- * Supports soft interrupt(virtual interrupt), priority can be configured

Video codec

2304x1440@25fps/2304x1296<mark>@30fps(H.264)</mark>

★ Dual way:

2304x1440@25fps(H.264)+VGA(MJPEG)

1080P@30fps(H.264)+720P@30fps(H.264)

- * Support M-JPEG codec, maximum support 2304x1440@25fps, 4:2:0

Video input and image processing

- ★ Maximum resolution: 2304x1440
- * Support CSI interface
- * Support RAW8/10/12 and YUV422 data format

- * Support image enhancement processing
- * Support image deinterlace
- * Support image scaling
- * Support Dual-way image input
- Support video realtime recording

Video output and graphics processing

- * Support DSI、DBI、DPI interface
- ※ Support CVBS output
- * Support image color enhancement
- * Support multi-layer image output
- ※ Support multi-layer OSD graphics overlay
- ★ Supports image horizontal and vertical mirroring
- * Maximum resolution 720P Vertical screen

Audio codec:

- * Support multi-channel multi-protocol audio voice codec though software
- Built-in coprocessor, support a variety of post-processing sound

Audio interface:

* Support 8KHz \ 16KHz \ 32KHz \ 44.1KHz \ 48KHz and other sampling frequency

Peripheral interface:

- * 54 programmable digital I/O pins
- * 4 32-bit reloadable timer, can be used as timing, capture, PWM
- * Hardware watchdog
- * 4 UART controller, of which 3 support with DMA cycle buffer
- ※ 3 SPI host controller, support DMA
- ★ 1 SPI FLASH interface
 - -Support standard, dual, quad modes
 - -Maximum support 16MB \ 80MHz
- * 1 USB 2.0 high speed, support DMA
- * 3 SDIO 2.0 interface, support DMA
- * LADC controller, support 4 channels, 16 data sources
- * DAC controller, support left and right channels, 16bit digital DAC
- * RTC, support alarm clock and time base, support wake up chip
- * IIC controller, support master mode and slave mode
- * EMI controller, support DMA transmit
- * AES128 and SHA1 ENCRYPT/DECRYPT
- Built-in AVOUT

Analog peripheral features:

- * 3 clock oscillation circuit
- * HTC (High precision on-chip oscillator)
- * High speed USB 2.0 PHY
- * 5 clock generators(PLL), provide a variety of different frequencies of the system
- ★ 16-bit stereo audio DAC, SNR > 88 dB
- ★ 4-channel stereo ADC with 1-channel MIC amplifier, SNR > 72 dB
- * 1-channel 8-level low voltage detector
- * Power on reset
- * 3LDO: 3.3V-1.2V, 3.3V-1.8V/2.5V, 3.3V-2.8V
- ★ DDRX PHY, support DDR1 and DDR2

External memory interface:

- * DDRX controller, support DDR1/DDR2、16bit data bit-wide, DDR1 fastest support 250MHz, DDR2 fastest support 400MHz
 - -Maximum support 64MB

Supply Voltage:

| 符号 | 参数 | 最小 | 典型 | 最大 | 单位 |
|-----------|------------|------|------------|------|----|
| VDDIO | IO Power | 3.0 | 3.3 | 3.6 | V |
| SVDD1/2/3 | IO Power | 3.0 | 3.3 1.8 | 3.6 | V |
| DRVDD | DDR2 Power | 1.7 | 1.8 | 1.9 | V |
| DRVDD | DDR1 Power | 2.3 | 2.5 | 2.7 | V |
| VDD | Core Power | 1.08 | 1.2 | 1.32 | V |

注: SVDD1 为 IO (PB5-PB15) 的电源; SVDD2 为 IO (PA7-PA15、PB0、PB1、PE0、PE1)的电源;

SVDD3 为 IO (PG2-PG4、PG8-PG15) 的电源.

- ※ 工作温度 (-40℃ 至 +85℃)
- * 存储温度 (-65℃ 至 +150℃)

Package:

☆ QFN88 (10mm X 10mm)

一、引脚定义

1.1 引脚分配




图 1-1 AC5402 _QFN88 引脚分配图

1.2 引脚描述

表 1-1 AC5402 _QFN88 引脚描述

| Pin# | Name | I/O Type | Function | Other Function |
|------|--------|----------|-------------------|---|
| 1 | PB10 | 1/0 | GPI0 | RMII_REFCLK: RMII REF Clock SPI2_DAT3B(3): SPI2 Data3 (B) SD1_DAT1C: SD1 Data1 (C) |
| 2 | PB9 | I/0 | GPI0 | RMII_RXERR: RMII RXERR SPI2_CLKB: SPI2 Clock (B) SD1_DATOC: SD1 Data0 (C) |
| 3 | PB8 | 1/0 | GPI0 | RMII_TXEN: RMII TXEN SPI2_DOB(0): SPI2 Data Out (B) SD1_CLKC: SD1 Clock (C) |
| 4 | PB7 | 1/0 | GPI0 | RMII_TX1: RMII Output1 SPI2_DAT2B(2): SPI2 Data2 (B) SD1_CMDC: SD1 CMD (C) |
| 5 | PB6 | 1/0 | GPI0 | RMII_TXO: RMII OutputO SPI2_DIB(1): SPI2 Data In (B) SD1_DAT3C: SD1 Data3 (C) |
| 6 | PB5 | 1/0 | GPI0 | SPI2_CSB: SPI2 Chip Select(B) SD1_DAT2C: SD1 Data2 (C) |
| 7 | SVDD1 | Р | IO Power1 | |
| 8 | VSS | Р | Digital Ground | |
| 9 | DRVREF | Р | DDR REF | |
| 10 | DRVDD | Р | DDR Power | |
| 11 | DRVSS | P | DDR Ground | |
| 12 | DRVDD | P | DDR Power | |
| 13 | VDD | Р | Core Power | |
| | PB1 | 1/0 | GPI0 | IIC_SDA1_A: IIC1 SDA (A) |
| 14 | PE1 | 1/0 | GPI0 | SENSORO_VSYN_B: SENSORO Vertical Synchronization (B) SDO_DAT1D: SDO Data1 (D) UART3_RXA: Uart3 Data In (A) LCDSS_DEN: LCD Data Enable |

| | PB0 | I/0 | GPI0 | IIC_SCL1_A: IIC1 SCL (A) |
|----|---------|-----|------------|--|
| 15 | PE0 | 1/0 | GPI0 | SENSORO_HSYN_B: SensorO Horizontal Synchronization (B) SDO_DATOD: SDO DataO (D) UART3_TXA: Uart3 Data Out (A) |
| 16 | SVDD2 | Р | IO Power2 | |
| 17 | PA15 | 1/0 | GPI0 | SENSORO_CLK_B: SensorO Clock (B) ALNK_MCKB: Audio Link Master Clock (B) LCDS_DAT23: LCD Data23 |
| 18 | PA14 | I/0 | GPI0 | SENSORO_D9_B: SensorO Data9 (B) ALNK_WSB: Audio Link WS (B) SDO_CLKD: SDO Clock (D) LCDS_DAT22: LCD Data22 |
| 19 | PA13 | I/0 | GPI0 | SENSORO_D8_B: SensorO Data8 (B) ALNK_CKB: Audio Link Clock (B) SDO_CMDD: SDO CMD (D) LCDS_DAT21: LCD Data21 |
| 20 | PA12 | I/0 | GPI0 | SENSORO_D7_B: SensorO Data7 (B) ALNK_D3B: Audio Link Data3 (B) SDO_DAT2D: SDO Data2 (D) LCDS_DAT20: LCD Data20 |
| 21 | PA11 | 1/0 | GPI0 | SENSORO_D6_B: SensorO Data6 (B) ALNK_D2B: Audio Link Data2 (B) SDO_DAT3D: SDO Data3 (D) LCDS_DAT19: LCD Data19 |
| 22 | PA10 | I/0 | GPI0 | SENSORO_D5_B: SensorO Data5 (B) ALNK_D1B: Audio Link Data1 (B) LCDS_DAT18: LCD Data18 |
| 23 | PA9 | I/0 | GPI0 | SENSORO_D4_B: SensorO Data4 (B) ALNK_DOB: Audio Link Data0 (B) LCDS_DAT17: LCD Data17 |
| 24 | PA8 | 1/0 | GPI0 | SENSORO_D3_B: SensorO Data3 (B) LCDS_DAT16: LCD Data16 |
| 25 | PA7 | 1/0 | GPI0 | SENSORO_D2_B: SensorO Data2 (B) LCDS_DCLK: LCD Data Clock |
| 26 | HUSB0DM | I/0 | HUSBODM | |
| 27 | HUSB0DP | I/0 | HUSB0DP | |
| 28 | USBVDD | Р | USB Power | |
| 29 | USBVSS | Р | USB Ground | |
| 30 | PR0 | I/0 | RTC IO | PINR: PIN Reset |

6

Confidential

| | | - /- | | PINR: PIN Reset |
|----|----------|------|----------------------|---|
| 31 | PR1 | I/0 | RTC IO | ADC13: ADC Input Channel 13 |
| 20 | DDO | T /O | DTC TO | PINR: PIN Reset(Default) |
| 32 | PR2 | I/0 | RTC IO | ADC12: ADC Input Channel 12 |
| 33 | PR3 | I/0 | RTC IO | PINR: PIN Reset |
| 33 | RTCOSCO | I/0 | RTC OSCO | |
| 34 | RTCOSCI | I/0 | RTC OSCI | |
| 35 | RTCVDD33 | Р | RTC Power | |
| 36 | RTCVDD50 | Р | RTC Power | |
| 37 | VSS | Р | Digital | |
| | 100 | 1 | Groun <mark>d</mark> | |
| | | | | SPIO_CLKA: SPIO Clock (A) |
| 38 | PA4 | 1/0 | GPI0 | SFC_CLK: SFC Clock |
| | | | | SDO_DATOA: SDO DataO (A) |
| 39 | DAG | T /O | CDIO | SPIO_DOA(0): SPIO Data Out (A) |
| 39 | PA3 | I/0 | GPI0 | SFC_DO(0): SFC Data Out SDO_DAT2A: SDO Data2 (A) |
| 40 | VDDIO | P | IO Power | |
| 40 | VDD10 | 1 | 10 Tower | IIC SDA1 B: IIC1 SDA (B) |
| | | | | SPIO DIA(1): SPIO Data In (A) |
| | PA1 | 1/0 | GPI0 | SFC_DI(1): SFC Data In |
| | | / | Ty I | SDO_CMDA: SDO CMD (A) |
| 41 | | | | UARTO_RXC: UartO Data In (C) |
| | | | 7-/ | AVOUT: AV Output |
| | PH13 | I/0 | GPI0 | TMR3: Timer3 Clock In |
| | | | | SDO_DAT3A: SDO Data3 (A) |
| | | di. | | SPI1_DIC(1): SPI1 Data In (C) |
| 42 | PA0 | I/0 | GPI0 | SPIO_CSA: SPIO Chip Select (A) |
| _ | | | | SFC_CS: SFC Chip Select |
| | | - | | UARTO_TXC: UartO Data Out (C) ADC9: ADC Channel 9 |
| .4 | PH12 | I/0 | GPI0 | PWM2: Timer2 PWM Output |
| | | _, = | = 0 | IIC_SCLO_B: IICO SCL (B) |
| 43 |) " | | | SPI1_CLKC: SPI1 Clock (C) |
| 1 | | | | |
| V | PH11 | I/0 | GPI0 | |
| | 1 1111 | 1/0 | 01 10 | |
| | | | | MICR: MIC Right Channel |
| 44 | DACVDD | P | DAC Power | |
| 45 | VCM | Р | VCM | |

7

Confidential

| 46 | AVSSHP | Р | Head Phone Ground | |
|----|--------|-----|----------------------|--|
| 47 | DACL | 0 | DAC Left Channel | DACL |
| 48 | DACR | 0 | DAC Right Channel | DACR |
| 49 | AVDDHP | Р | Head Phone Power | |
| 50 | РН7 | 1/0 | GPI0 | AMUXOL: Simulator Channel O Left Wakeup12: Port Wakeup 12 |
| | РН6 | I/0 | GPI0 | MICL:MIC Left Channel |
| 51 | PE5 | I/0 | GPI0 | ADC8: ADC Channel 8 IIC_SDA1_D: IIC1 SDA (D) SPI1_DOA(0): SPI1 Data Out (A) Wakeup11: Port Wakeup 11 |
| 52 | PE4 | I/0 | GPI0 | IIC_SCL1_D: IIC1 SCL (D) SPI1_CLKA: SPI1 Clock (A) Wakeup10: Port Wakeup 10 |
| 53 | DRVSS | Р | DDR Ground | |
| 54 | DRVDD | P | DDR Power | |
| 55 | DRVSS | Р | DDR Ground | |
| 56 | DRVDD | Р | DDR Power | |
| 57 | VDD | Р | Core Power | |
| 58 | PG15 | 1/0 | GPI0 | LCD_DAT15A: LCD Data15 (A) EMI_D15A: EMI Data15 (A) |
| 59 | PG14 | 1/0 | GPI0 | LCD_DAT14A: LCD Data14 (A) EMI_D14A: EMI Data14 (A) |
| 60 | PG13 | 1/0 | GPI0 | LCD_DAT13A: LCD Data13 (A) EMI_D13A: EMI Data13 (A) 电机 PWM_H3_A SD2_DAT1B: SD2 Data1 (B) |
| 61 | PG12 | 1/0 | GPI0 | LCD_DAT12A: LCD Data12 (A) EMI_D12A: EMI Data12 (A) 电机 PWM_L3_A SD2_DAT0B: SD2 Data0 (B) |
| 62 | PG11 | I/0 | GPI0 | LCD_DAT11A: LCD Data11 (A) EMI_D11A: EMI Data11 (A) 电机 PWM_H2_A SD2_CLKB: SD2 Clock (B) |

8

Confidential

| 63 | PG10 | 1/0 | GPI0 | LCD_DAT10A: LCD Data10 (A) EMI_D10A: EMI Data10 (A) 电机 PWM_L2_A SD2_CMDA: SD2 CMD (A) |
|----|------------------------|--------|------------------|---|
| 64 | SVDD3 | Р | IO Power3 | |
| 65 | PG9 | 1/0 | GPI0 | LCD_DAT9A: LCD Data9 (A) EMI_D9A: EMI Data9 (A) 电机 PWM_H1_A SD2_DAT3B: SD2 Data3 (B) |
| 66 | PG8 | I/0 | GPI0 | LCD_DAT8A: LCD Data8 (A) EMI_D8A: EMI Data8 (A) 电机 PWM_L1_A SD2_DAT2B: SD2 Data2 (B) |
| 67 | PG4 | I/0 | GPI0 | LCD_HSYNCAB: LCD Horizontal Synchronization EMI_RDAB: EMI Read SDO_DATOC: SDO DataO (C) |
| 68 | PG3 | 1/0 | GPI0 | LCD_DCLKAB: LCD Data Clock SDO_CLKC: SDO Clock (C) |
| 69 | PG2 | 1/0 | GPI0 | LCD_DENAB: LCD Data Enable EMI_WRAB: EMI Write SDO_CMDC: SDO CMD (C) |
| 70 | PD15 | I/0 | GPI0 | IIC_SDAO_D: IICO SDA (D) ADC7: ADC Channel 7 TMR4: Timer4 Clock In UART3_RXD: Uart3 Data In (D) |
| | PD13 | I/0 | GPI0 | OSCO1 |
| 71 | PD14 | I/0 | GPI0 | IIC_SCLO_D: IICO SCL (D) PWM4: Timer4 PWM Output UART3_TXD: Uart3 Data Out (D) |
| | PD12 | I/0 | GPI0 | OSCI1 |
| 72 | MIPIAVDD12 | Р | MIPI AVDD | |
| 73 | MIPIAVSS MIPIAVDD33 | P P | MIPI AVSS | |
| 74 | MILIWADD92 | ٢ | MIPI Power | |
| 75 | CSI_D2N | Ι | lane | MIPI CSI clock lane (p/n) |
| 76 | CSI_D2P | I | MIPI CSI lane | MIPI CSI clock lane (p/n) |
| 77 | CSI_D3N | I | MIPI CSI lane | MIPI CSI data (0/1) lane (p/n) |
| 78 | CSI_D3P | I | MIPI CSI lane | MIPI CSI data (0/1) lane (p/n) |

| 79 | CSI_D4N | I | MIPI CSI lane | MIPI CSI data (0/1) lane (p/n) |
|----|---------|-----|---------------------|--|
| 80 | CSI_D4P | I | MIPI CSI lane | MIPI CSI data (0/1) lane (p/n) |
| 81 | PE2 | 1/0 | GPI0 | VPP CLKOUTO: Clock OutO IIC_SCL1_C: IIC1 SCL (C) |
| 82 | DRVDDO | Р | DDR Power Output | |
| 83 | VSS | Р | Digital Ground | |
| 84 | VDDIO | Р | IO Power | |
| | VDD28 | Р | AVDD28 | — 7 / A |
| 85 | PB14 | 1/0 | GPI0 | UARTO_TXD: UartO Data Out (D) OSCI2 TMRO: TimerO Clock In ADC4: ADC Channel 4 Wakeup9: Port Wakeup 9 |
| | PB15 | 1/0 | GPI0 | UARTO_RXD: UartO Data In (D) OSCO2 |
| 86 | PB13 | 1/0 | GPI0 | RMII_RX1: RMII Input1 PWM1: Timer1 PWM Output SPI1_DID(1): SPI1 Data In (D) |
| 87 | PB12 | 1/0 | GPI0 | RMII_RXO: RMII InputO CAP3: Timer3 Capture ADC3: ADC Input Channel 3 SPI1_DOD(0): SPI1 Data Out (D) |
| 88 | PB11 | 1/0 | GPI0 | RMII_CRSDV: RMII CRSDV TMR1: Timer1 Clock In SPI1_CLKD: SPI1 Clock (D) |

(★说明: 1、P----Power Supply 2、I----Input 3、O----Output 4、I/O----Bi-direction)

二、电气特性

2.1 IO 输入、输出高低逻辑特性

表 2-1

| 输入特性 | | | | | | | | | |
|-------------------|---------------------------|---------------|----|---------------|----|--------------|--|--|--|
| 符号 | 参数 | 最小 | 典型 | 最大 | 单位 | 测试条件 | | | |
| V _{IL} | Low-Level Input Voltage | -0.3 | - | 0.3* VDDIO | V | VDDIO = 3.3V | | | |
| V_{IH} | High-Level Input Voltage | 0.7* VDDIO | - | VDDIO+0.3 | V | VDDIO = 3.3V | | | |
| | 输出特性 | | | | | | | | |
| V_{OL} | Low-Level Output Voltage | - | - | 0.1* VDDIO | V | VDDIO = 3.3V | | | |
| V_{OH} | High-Level Output Voltage | 0.9* VDDIO | - | - | V | VDDIO = 3.3V | | | |

2.2 IO 输出能力、上<mark>下拉电阻特</mark>性

表 2-2

| Port □ | 输出能力 | 上拉电阻 | 下拉电阻 | 备注 |
|------------|------------------|------|-------------|-----------|
| PAO、PA1 | | | | |
| PA3、PA4 | | | | |
| PA7 - PA15 | | 7 | | |
| PB0、PB1 | | | | |
| PB5 - PB15 | | | | 1 |
| PE0、PE1 | 强驱: 24mA | 10K | 60K | |
| PE4、PE5 | 弱驱: 8mA | 10K | 00 K | 7 |
| PG2 – PG4 | | | | |
| PG8 - PG15 | | | | |
| PH6、PH7 | | | | |
| PH11- PH13 | | | | |
| PD12- PD15 | | | | |
| PE2 | 8mA(无强弱驱之分) | 10K | 10K | |
| PR0-PR3 | 8mA(片内串接 200Ω电阻) | 10K | 60K | RTC 模块需供电 |

(★说明:上下拉电阻的精度约为±20%)

2.3 DAC 特性

表 2-3


| 符号 | 参数 | 最小 | 典型 | 最大 | 单位 | 测试条件 |
|-------|----------------------------------|----|-----|----|----|---|
| SNR | Signal to Noise Ratio | | 94 | | dB | 1KHz,SR=44.1KHz,静音文件, DACVDD with 1u cap |
| THD+N | Total Harmonic Distortion+ Noise | | -75 | | dB | 1KHz,SR=44.1KHz, DACVDD with 1u cap |



三、封装

3.1 QFN_88PIN 封装图

图 3-1 AC5402_QFN88 封装图



ADDOMESTICATION OF THE PROPERTY OF THE PROPERT

BOTTOM VIEW

| ltem | Symbol | MIN. | NOM. | MAX. | |
|---------------------------|--------|------|----------|-----------|-------|
| total height | А | 0.80 | 0.85 | 0.90 | |
| stand off | | A1 | 0.00 | 0.02 | 0.05 |
| mold thickness | | A2 | 0.60 | 0.65 | 0.70 |
| leadframe thickness | | A3 | | 0.20 REF. | |
| lead width | | ь | 0.15 | 0.20 | 0.25 |
| | Х | D | 9.90 | 10.00 | 10.10 |
| package size | Υ | E | 9.90 | 10.00 | 10.10 |
| E-PAD size | Х | D2 | 6.40 | 6.50 | 6.60 |
| E-PAD Size | Υ | E2 | 6.40 | 6.50 | 6.60 |
| lead length | | L | 0.30 | 0.40 | 0.50 |
| lead pitch | | e | 0.40 bsc | | |
| lead arc | | R | 0.075 | | |
| Package profile of a sur | face | aaa | 0.10 | | |
| Lead position | | bbb | 0.07 | | |
| Parallelism | ccc | 0.10 | | | |
| Lead position | ddd | 0.05 | | | |
| Lead profile of a surface | 9 | eee | 0.08 | | |
| Epad position | | fff | 0.10 | | |

四、版本信息

| 日期 | 版本号 | 描述 | |
|------------|------|-------|---|
| 2017.07.12 | V1.0 | 原始版本。 | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | 7 |
| | | | 1 |
| | | | |

