





Uses of FIFO:

- 1) As a temporary storage element, where there is a mismatch in data rate coming in & coming out






Synchronizer : It uses to reduce the metastability to a great extent.




Here the wr_ptr was going to the read module & with help of synchronizer whose clock was wr_clk ;

similarly

rd_ptr was going to the write module & with help of synchronizer whose clock was rd_clk



Full & Empty Condition:



Here, rd-addr & wr-addr
are pointing to same
also, whether our FIFO is full or not
we can't say.

→ To avoid this confusion, we will add
an extra bit but locations will be same.

$$raddr[3:0] == waddr[3:0]$$


Full: $\{\sim waddr[4], waddr[3:0]\} == raddr$

Empty: $waddr == raddr$

15	01111	11111
14	01110	11110
13	01101	11101
12	01100	11100
11	01011	11011
10	01010	11010
9	01001	11001
8	01000	11000
7	00111	10111
6	00110	10110
5	00101	10101
4	00100	10100
3	00011	10011
2	00010	10010
1	00001	10001
0	00000	10000

observe the last bit

raddr



Binary to Gray Code

$$\begin{array}{cccc}
 B_4 & B_3 & B_2 & B_1 \\
 \Rightarrow & & & \\
 G_4 & G_3 & G_2 & G_1 \\
 \downarrow & \downarrow & \downarrow & \downarrow \\
 B_4 & B_4 \oplus B_3 & B_3 \oplus B_2 & B_2 \oplus B_1
 \end{array}$$

$$\begin{array}{cccc}
 B_4 & B_3 & B_2 & B_1 \\
 \Rightarrow & & & \\
 0 & B_4 & B_3 & B_2 \\
 \hline
 B_4 & (B_3 \oplus B_4) & (B_2 \oplus B_3) & (B_1 \oplus B_2)
 \end{array}
 \rightarrow \text{Gray code}$$

(B >>) → right shift