



## LAB 1 Submission

Board Top:




Board Bottom:




Voltage values at regulator input and output:

DSO-X 1102G, CN57276278: Sun Sep 24 00:58:02 2023




DSO-X 1102G, CN57276278: Sun Sep 24 01:00:30 2023




Voltage between VCC and GND at top and bottom of MCU:

DSO-X 1102G, CN57276278: Sun Sep 24 01:02:13 2023




DSO-X 1102G, CN57276278: Sun Sep 24 01:03:36 2023




Voltage at Reset and ALE pin at the time of reset:

DSO-X 1102G, CN57276278: Sun Sep 24 01:14:50 2023



Clock frequency measured at ALE:

DSO-X 1102G, CN57276278: Sun Sep 24 01:21:01 2023



SPLD output measured at logic port application:

