ECEN 5613 Fall 2023

Embedded System Design Lab #1 Signoff Sheet - Part 1&2 Elements

Week #1 8/28/2023

You will need to obtain the signature of your TA on the following items in order to receive credit.

The Part 1 & Part 2 Elements of Lab #1 should be completed and signed off by Friday, Sept. 15, 2023 in order to give you time to complete the Part 3 Elements upon receipt of your parts kit. All signoffs are due by Friday, Sept. 22, 2023. You need to submit both of your signoff sheets and other required elements by 11:59pm Sunday, Sept. 24, 2023. Labs completed after the signature due date or submitted after the submission due date will usually receive grade reductions, but there is leniency on Lab #1.

Print your name below and then demonstrate your working hardware/firmware in order to obtain the necessary signatures. All items must be completed to get a signature, but partial credit is given for incomplete labs. Receiving a signature on this signoff sheet does not mean that your work is eligible for any particular grade; it merely indicates that you have completed the work at an acceptable level.

Student Name:	x HS							
Checklist Student demonstrates detailed knowledge of an 8051 simulator or debugger (including changing register values, editing data memory, using breakpoints, single stepping, uses /overlay option, etc.) Student assembly program works correctly Student demonstrates detailed knowledge of WinCUPL and WinSim, logic equations correct Student demonstrates detailed knowledge of the final project assignment and discusses any questions with the TAs.								
Student Answers to Lab Questions			EN	o Addr	= 04	3		
How many bytes of code space (Show how you arrived at your arrived at you	does your pronswer.)	ogram requi	ire?		= 167	4=6		
Code Size? 75 Bytes					E	3 = 11		
						75		
2. How long did your program take to execute for X=0x93 and Y=0x0A? Assume an 11.0592 MHz clock and include the instructions executed from the beginning until you reach the ENDLOOP label. Show the TA your detailed calculations on the code listing during your signoff. Execution Time? TEMS (from EdSin 51 tool)								
			A ST	15/23				
Instructor/TA Comments:		Service	TA signature a	and date				
FOR INSTRUCTOR USE ONLY SPLD code Assembly Language Code Style Required Elements functionality Sign-off done without excessive retries Student understanding and skills	Not Applicable	Poor/Not Complete	Meets Requirements R	Exceeds equirements	Outstanding			
Overall Demo Quality Comments:								

Machine cycle = 12 clock cycles.

Execution time = no of clock cycles x Value of 1 clockage in terms

	Macline	cycles	repitation in	code	Total cycles	
- 83	- Indicate	1111	25	=	25	
MON			4	=	4	
SUBB	,				2	
JL	2		The last of the la	-		
RLC	1		2	=	2	
JC	2		6	1 = 1	12	
DEC	100		2	=	2	
DJNZ	2		2	=	4	
STMP	2		3	= 4	6	
INC.	2 (8		4	=	4.	
				100	61	

ET = (61 x12) x 90 ms

ECEN 5613 Fall 2023

Embedded System Design Lab #1 Signoff Sheet - Part 3 Elements

Week #1 8/28/2023

Print your name below, answer the questions, and then demonstrate your working hardware in order to obtain the necessary signatures. All items must be completed to get a signature.

Stu	udent Name: <u>Jithen dra t</u>	15		S. Sallina				
	hecklist Schematic of acceptable quality, St Pins and signals labeled, decoupling Mounting hardware present (e.g. sta Power switch and LED, voltage reg Power-on Reset (RC) and Run-time RS-232 connector mounted, 74LS3 Logic outputs correct (e.g. SPLD go Student displays good knowledge of Peak to peak noise measured across Oscillator functional (check for correct temporal contents) EFM8 & ARM development boards	g capacitors, andoffs or ar gulator function Reset (push 73 transpare eneration of a foscilloscop is processor V rect ALE/X7	and two 28 in enclosure) ional, power abutton), 805 ent latch wire /READ and be /CC and GN [FAL2 signal]	jack present 51 bypass cap i 5d /CSPERIPH; D is < 800mV s after power o	s present view SPLD co	ode)		
Stu	tudent Answers to Lab Questions							
	What voltage is present at the reg							
2.	What voltage is present at the regulator output? Use a digital multimeter							
4.	Measured value at wire wrap socket pins on bottom side of board: Measured value at wire wrap socket pins on bottom side of board: 1 1 1 1 1 1 1 1 1							
					.03.	3		
nst	structor/TA Comments:			TA signature	e and date			
cher lardv lequi ign-c tude	ematics, SPLD code dware physical implementation uired Elements functionality -off done without excessive retries lent understanding and skills	Not Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding		
	rall Demo Quality			100000000000000000000000000000000000000				

Part 3 Comments

[+] Hardware Implementation

[+] Good soldering & wire wrap

[+] Decoupling capacitor present

[+] Label present

[+] Good knowledge of orcilloscope

[+] STM32 Code

Submission Sheet

Instructions: Print your name below and sign the honor code pledge. Separate the signoff and submission sheets from the rest of the lab and turn in a scan (or clear picture) of these signed forms, the items in the checklist below, and the answers to any applicable lab questions in order to receive credit for your work. No cover sheet please. Submit all items electronically via Canvas to reduce paper usage. Canvas is https://canvas.colorado.edu.

Remember, in addition to the items listed on the signoff checklist, be sure to review the lab for additional requirements for submission, including:

- Scan of signed and dated Part 1 & 2 Elements signoff sheet as the top sheet (No cover sheet please)
- □ Scan of signed and dated Part 3 Elements signoff sheet as the second sheet
- Scan of submission sheet with signed honor code pledge as the third sheet
- PDF of complete and accurate final schematic of acceptable quality (all components shown).
- □ Fully, neatly, and clearly commented assembly code.
- □ Clear high-resolution pictures of the top and bottom sides of your 8051 board. Must be able to read any silkscreen/labels on the board as well as zoom in and see the solder joints and wire wraps.

Make copies of your code, SPLD code, and schematic files and save them as an archive.

Student Name: _____ Tithendra HS

Honor Code Pledge: "On my honor, as a University of Colorado student, I have neither given nor received unauthorized assistance on this work. I have clearly acknowledged work that is not my own."

Student Signature:

1. How much power is dissipated in the regulator, assuming a load current of 210mA? Assume that the regulator is drawing the max quiescent current shown in the data sheet (use the correct data sheet for the regulator you have on your board). Neatly show all your work.

$$P = VI$$
 $AV = V_0 - I_1$
 $I = I_0 + I_0$
 $I = I_0 +$

Calculated value: 0.603 watts

Comments:

NOTE: This submission sheet should be the third sheet of your submission.