# **Analysis Report**

## mxnet::op::unroll\_Kernel(int, int, int, int, int, float\*, float\*)

Duration	2.86742 ms (2,867,416 ns)
Grid Size	[ 158,1000,1 ]
Block Size	[ 64,1,1 ]
Registers/Thread	32
Shared Memory/Block	0 B
Shared Memory Executed	0 B
Shared Memory Bank Size	4 B

### [0] TITAN V


GPU UUID	GPU-d142e678-8da7-dc31-ed8f-8a9afc9ad101
Compute Capability	7.0
Max. Threads per Block	1024
Max. Threads per Multiprocessor	2048
Max. Shared Memory per Block	48 KiB
Max. Shared Memory per Multiprocessor	96 KiB
Max. Registers per Block	65536
Max. Registers per Multiprocessor	65536
Max. Grid Dimensions	[ 2147483647, 65535, 65535 ]
Max. Block Dimensions	[ 1024, 1024, 64 ]
Max. Warps per Multiprocessor	64
Max. Blocks per Multiprocessor	32
Half Precision FLOP/s	29.798 TeraFLOP/s
Single Precision FLOP/s	14.899 TeraFLOP/s
Double Precision FLOP/s	7.45 TeraFLOP/s
Number of Multiprocessors	80
Multiprocessor Clock Rate	1.455 GHz
Concurrent Kernel	true
Max IPC	4
Threads per Warp	32
Global Memory Bandwidth	652.8 GB/s
Global Memory Size	11.755 GiB
Constant Memory Size	64 KiB
L2 Cache Size	4.5 MiB
Memcpy Engines	7
PCIe Generation	3
PCIe Link Rate	8 Gbit/s
PCIe Link Width	8

### 1. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results below indicate that the performance of kernel "mxnet::op::unroll\_Kernel" is most likely limited by memory bandwidth. You should first examine the information in the "Memory Bandwidth" section to determine how it is limiting performance.

### 1.1. Kernel Performance Is Bound By Memory Bandwidth

For device "TITAN V" the kernel's compute utilization is significantly lower than its memory utilization. These utilization levels indicate that the performance of the kernel is most likely being limited by the memory system. For this kernel the limiting factor in the memory system is the bandwidth of the Device memory.



### 2. Memory Bandwidth

Memory bandwidth limits the performance of a kernel when one or more memories in the GPU cannot provide data at the rate requested by the kernel. The results below indicate that the kernel is limited by the bandwidth available to the device memory.

### 2.1. Global Memory Alignment and Access Pattern

Memory bandwidth is used most efficiently when each global memory load and store has proper alignment and access pattern. The analysis is per assembly instruction.

Optimization: Each entry below points to a global load or store within the kernel with an inefficient alignment or access pattern. For each load or store improve the alignment and access pattern of the memory access.

### /mxnet/src/operator/custom/./new-forward.cuh

	/ maneusic/operator/custom/ ./ new forward.cum
Line 36	Global Store L2 Transactions/Access = 4.8, Ideal Transactions/Access = 4 [ 7620000 L2 transactions for 1580000 total executions ]
Line 36	Global Load L2 Transactions/Access = 5.4, Ideal Transactions/Access = 4 [ 8592500 L2 transactions for 1580000 total executions ]
Line 36	Global Store L2 Transactions/Access = 4.9, Ideal Transactions/Access = 4 [ 7777500 L2 transactions for 1580000 total executions ]
Line 36	Global Load L2 Transactions/Access = 5.3, Ideal Transactions/Access = 4 [ 8435000 L2 transactions for 1580000 total executions ]
Line 36	Global Load L2 Transactions/Access = 5.4, Ideal Transactions/Access = 4 [ 8592500 L2 transactions for 1580000 total executions ]
Line 36	Global Load L2 Transactions/Access = 5.3, Ideal Transactions/Access = 4 [ 8435000 L2 transactions for 1580000 total executions ]
Line 36	Global Store L2 Transactions/Access = 4.9, Ideal Transactions/Access = 4 [ 7777500 L2 transactions for 1580000 total executions ]
Line 36	Global Load L2 Transactions/Access = 5.4, Ideal Transactions/Access = 4 [ 8592500 L2 transactions for 1580000 total executions ]
Line 36	Global Store L2 Transactions/Access = 4.9, Ideal Transactions/Access = 4 [ 7777500 L2 transactions for 1580000 total executions ]
Line 36	Global Store L2 Transactions/Access = 4.8, Ideal Transactions/Access = 4 [ 7620000 L2 transactions for 1580000 total executions ]

#### 2.2. GPU Utilization Is Limited By Memory Bandwidth

The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the utilization of each memory type relative to the maximum throughput supported by the memory. The results show that the kernel's performance is potentially limited by the bandwidth available from one or more of the memories on the device.

Optimization: Try the following optimizations for the memory with high bandwidth utilization.

Shared Memory - If possible use 64-bit accesses to shared memory and 8-byte bank mode to achieved 2x throughput.

L2 Cache - Align and block kernel data to maximize L2 cache efficiency.

Unified Cache - Reallocate texture data to shared or global memory. Resolve alignment and access pattern issues for global loads and stores.

Device Memory - Resolve alignment and access pattern issues for global loads and stores.

System Memory (via PCIe) - Make sure performance critical data is placed in device or shared memory.

Transactions	Bandwidth	Utilization					
Shared Memory	•						
Shared Loads	0	0 B/s					
Shared Stores	0	0 B/s					
Shared Total	0	0 B/s	Idle	Low	Medium	High	Max
L2 Cache		1	Tare	2011	reatani	riigii	TIGA
Reads	5050372	56.362 GB/s					
Writes	38572516	430.464 GB/s					
Total	43622888	486.826 GB/s	Idle	Low	Medium	High	Max
Unified Cache							
Local Loads	0	0 B/s					
Local Stores	0	0 B/s					
Global Loads	42220986	471.181 GB/s					
Global Stores	38572500	430.464 GB/s					
Texture Reads	10085356	450.205 GB/s					
Unified Total	90878842	1,351.85 GB/s	Idle	Low	Medium	High	Max
Device Memory							
Reads	3468952	38.713 GB/s					
Writes	34770087	388.03 GB/s					
Total	38239039	426.743 GB/s	Idle	Low	Medium	High	Max
System Memory							
[ PCIe configuration: Gen3 x8,	8 Gbit/s ]						
Reads	0	0 B/s	Idle	Low	Medium	High	Max
Writes	5	55.799 kB/s	Idle	Low	Medium	High	Max

### 2.3. Memory Statistics

The following chart shows a summary view of the memory hierarchy of the CUDA programming model. The green nodes in the diagram depict logical memory space whereas blue nodes depicts actual hardware unit on the chip. For the various caches the reported percentage number states the cache hit rate; that is the ratio of requests that could be served with data locally available to the cache over all requests made.

The links between the nodes in the diagram depict the data paths between the SMs to the memory spaces into the memory system. Different metrics are shown per data path. The data paths from the SMs to the memory spaces report the total number of memory instructions executed, it includes both read and write operations. The data path between memory spaces and "Unified Cache" or "Shared Memory" reports the total amount of memory requests made (read or write). All other data paths report the total amount of transferred memory in bytes.

### 3. Instruction and Memory Latency

Instruction and memory latency limit the performance of a kernel when the GPU does not have enough work to keep busy. The performance of latency-limited kernels can often be improved by increasing occupancy. Occupancy is a measure of how many warps the kernel has active on the GPU, relative to the maximum number of warps supported by the GPU. Theoretical occupancy provides an upper bound while achieved occupancy indicates the kernel's actual occupancy.


### 3.1. Occupancy Is Not Limiting Kernel Performance

The kernel's block size, register usage, and shared memory usage allow it to fully utilize all warps on the GPU.


Variable	Achieved	Theoretical	Device Limit	Grid Size	e: [ 1	58,10	00,1	] (15	8000	blocl	(s) Blo	ock Siz	e: [ 6	4,1,1 ] (64
Occupancy Per SM														
Active Blocks		32	32	0	3	6	9	12	15	18	21	24	27	30 32
Active Warps	58.93	64	64	0	7	14	21	1 :	28	35	42	49	56	664
Active Threads		2048	2048	0	256	51	.2	768	102	24 ]	280	1536	179	2048
Occupancy	92.1%	100%	100%	0%		25	5%		50	)%		75%	, D	100%
Warps														
Threads/Block		64	1024	0	128	25	6	384	51	2	640	768	89	6 1024
Warps/Block		2	32	0	3	6	9	12	15	18	21	24	27	30 32
Block Limit		32	32	0	3	6	9	12	15	18	21	24	27	30 32
Registers														
Registers/Thread		32	65536	0	8192	163	84 2	24576	327	68 4	0960	49152	2 573	44 65536
Registers/Block		2048	65536	0		16	5k		32	2k		48k		64k
Block Limit		32	32	0	3	6	9	12	15	18	21	24	27	30 32
Shared Memory														
Shared Memory/Block		0	98304	0			3	2k			64	k		96k
Block Limit		0	32	0	3	6	9	12	15	18	21	24	27	30 32

### 3.2. Occupancy Charts

The following charts show how varying different components of the kernel will impact theoretical occupancy.




#### **Varying Register Count**




Registers Per Thread





### 3.3. Multiprocessor Utilization

The kernel's blocks are distributed across the GPU's multiprocessors for execution. Depending on the number of blocks and the execution duration of each block some multiprocessors may be more highly utilized than others during execution of the kernel. The following chart shows the utilization of each multiprocessor during execution of the kernel.



### 4. Compute Resources

GPU compute resources limit the performance of a kernel when those resources are insufficient or poorly utilized.

#### 4.1. Function Unit Utilization

Different types of instructions are executed on different function units within each SM. Performance can be limited if a function unit is over-used by the instructions executed by the kernel. The following results show that the kernel's performance is not limited by overuse of any function unit.

Load/Store - Load and store instructions for shared and constant memory.

Texture - Load and store instructions for local, global, and texture memory.


Half - Half-precision floating-point arithmetic instructions.

Single - Single-precision integer and floating-point arithmetic instructions.

Double - Double-precision floating-point arithmetic instructions.


Special - Special arithmetic instructions such as sin, cos, popc, etc.

Control-Flow - Direct and indirect branches, jumps, and calls.



#### 4.2. Instruction Execution Counts

The following chart shows the mix of instructions executed by the kernel. The instructions are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing instructions in that class. The "Inactive" result shows the thread executions that did not execute any instruction because the thread was predicated or inactive due to divergence.



### 4.3. Floating-Point Operation Counts

The following chart shows the mix of floating-point operations executed by the kernel. The operations are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing operations in that class. The results do not sum to 100% because non-floating-point operations executed by the kernel are not shown in this chart.

