# **Analysis Report**

## 

Duration	2.46718 ms (2,467,176 ns)
Grid Size	[ 137,1,1000 ]
Block Size	[ 32,32,1 ]
Registers/Thread	30
Shared Memory/Block	8 KiB
Shared Memory Executed	0 B
Shared Memory Bank Size	4 B

## [0] TITAN V


[0] IIIAN V									
GPU UUID	GPU-7e599931-52b7-b725-3a9f-65acf559960a								
Compute Capability	7.0								
Max. Threads per Block	1024								
Max. Threads per Multiprocessor	2048								
Max. Shared Memory per Block	48 KiB								
Max. Shared Memory per Multiprocessor	96 KiB								
Max. Registers per Block	65536								
Max. Registers per Multiprocessor	65536								
Max. Grid Dimensions	[ 2147483647, 65535, 65535 ]								
Max. Block Dimensions	[ 1024, 1024, 64 ]								
Max. Warps per Multiprocessor	64								
Max. Blocks per Multiprocessor	32								
Half Precision FLOP/s	29.798 TeraFLOP/s								
Single Precision FLOP/s	14.899 TeraFLOP/s								
Double Precision FLOP/s	7.45 TeraFLOP/s								
Number of Multiprocessors	80								
Multiprocessor Clock Rate	1.455 GHz								
Concurrent Kernel	true								
Max IPC	4								
Threads per Warp	32								
Global Memory Bandwidth	652.8 GB/s								
Global Memory Size	11.752 GiB								
Constant Memory Size	64 KiB								
L2 Cache Size	4.5 MiB								
Memcpy Engines	7								
PCIe Generation	3								
PCIe Link Rate	8 Gbit/s								
PCIe Link Width	16								

## 1. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results below indicate that the performance of kernel "mxnet::op::matrixMultiplySh..." is most likely limited by instruction and memory latency. You should first examine the information in the "Instruction And Memory Latency" section to determine how it is limiting performance.

#### 1.1. Kernel Performance Is Bound By Instruction And Memory Latency

This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance of "TITAN V". These utilization levels indicate that the performance of the kernel is most likely limited by the latency of arithmetic or memory operations. Achieved compute throughput and/or memory bandwidth below 60% of peak typically indicates latency issues.



## 2. Instruction and Memory Latency

Instruction and memory latency limit the performance of a kernel when the GPU does not have enough work to keep busy. The results below indicate that the GPU does not have enough work because instruction execution is stalling excessively.

#### 2.1. Kernel Profile - PC Sampling

The Kernel Profile - PC Sampling gives the number of samples for each source and assembly line with various stall reasons. The samples are collected at a period of 2048 [2^11] cycles. You can change the period under Settings->Analysis tab. The allowed values are from 5 to 31. Increasing the period would reduce the number of samples collected.

Using this information you can pinpoint portions of your kernel that are introducing latencies and the reason for the latency. Samples are taken in round robin order for all active warps at a fixed number of cycles regardless of whether the warp is issuing an instruction or not.

Instruction Issued - Warp was issued

Instruction Fetch - The next assembly instruction has not yet been fetched.

Execution Dependency - An input required by the instruction is not yet available. Execution dependency stalls can potentially be reduced by increasing instruction-level parallelism.

Memory Dependency - A load/store cannot be made because the required resources are not available or are fully utilized, or too many requests of a given type are outstanding. Data request stalls can potentially be reduced by optimizing memory alignment and access patterns.

Texture - The texture sub-system is fully utilized or has too many outstanding requests.

Synchronization - The warp is blocked at a \_\_syncthreads() call.

Constant - A constant load is blocked due to a miss in the constants cache.

Pipe Busy - The compute resource(s) required by the instruction is not yet available.

Memory Throttle - Large number of pending memory operations prevent further forward progress. These can be reduced by combining several memory transactions into one.

Not Selected - Warp was ready to issue, but some other warp issued instead. You may be able to sacrifice occupancy without impacting latency hiding and doing so may help improve cache hit rates.

Other - The warp is blocked for an uncommon reason.


Sleeping -The warp is blocked, yielded or sleeping.

Examine portions of the kernel that have high number of samples to know where the maximum time was spent and observe the latency reasons for those samples to identify optimization opportunities.

Cuda Functions	Sample Count	% of Kernel Samples
mxnet::op::matrixMultiplyShared_parall float*, float*, int, int, int, int, int, int, int, int	128744	100.0

#### Source Files:

/mxnet/src/operator/custom/./new-forward.cuh
--




## 2.2. Occupancy Is Not Limiting Kernel Performance


The kernel's block size, register usage, and shared memory usage allow it to fully utilize all warps on the GPU.


Variable	Achieved	Theoretical	Device Limit	Grid Si	ze: [ 1	.37,:	1,100	0](13	37000	bloc	ks) Blo	ock Siz	ze: [ 3	
Occupancy Per SM														
Active Blocks		2	32	0	3	6	9	12	15	18	21	24	27	30 32
Active Warps	59.8	64	64	0	7	14	4 :	21	28	35	42	49	56	664
Active Threads		2048	2048	0	256		512	768	10	24 ]	 L280	1536	179	92 2048
Occupancy	93.4%	100%	100%	0%			25%		5	0%		75%	, 0	100%
Warps														
Threads/Block		1024	1024	0	128		256	384	51	.2	640	768	89	6 1024
Warps/Block		32	32	0	3	6	9	12	15	18	21	24	27	30 32
Block Limit		2	32	0	3	6	9	12	15	18	21	24	27	30 32
Registers														
Registers/Thread		30	65536	0	8192	2 10	6384	24570	6 327	68 4	0960	49152	2 573	44 65536
Registers/Block		32768	65536	0			16k		37	2k		48k		64k
Block Limit		2	32	0	3	6	9	12	15	18	21	24	27	30 32
Shared Memory														
Shared Memory/Block		8192	98304	0				32k			64	k		96k
Block Limit		12	32	0	3	6	9	12	15	18	21	24	27	30 32

## 2.3. Occupancy Charts

The following charts show how varying different components of the kernel will impact theoretical occupancy.








#### Registers Per Thread






Shared Memory Per Block (bytes)

## 2.4. Multiprocessor Utilization

The kernel's blocks are distributed across the GPU's multiprocessors for execution. Depending on the number of blocks and the execution duration of each block some multiprocessors may be more highly utilized than others during execution of the kernel. The following chart shows the utilization of each multiprocessor during execution of the kernel.



#### 3. Compute Resources

GPU compute resources limit the performance of a kernel when those resources are insufficient or poorly utilized.

#### 3.1. Kernel Profile - Instruction Execution

The Kernel Profile - Instruction Execution shows the execution count, inactive threads, and predicated threads for each source and assembly line of the kernel. Using this information you can pinpoint portions of your kernel that are making inefficient use of compute resource due to divergence and predication.

Examine portions of the kernel that have high execution counts and inactive or predicated threads to identify optimization opportunities.

#### Cuda Fuctions:

Maximum instruction execution count in assembly: 4409000

Average instruction execution count in assembly: 3160862

Instructions executed for the kernel: 714355000

Thread instructions executed for the kernel: 22781176000

Non-predicated thread instructions executed for the kernel: 20487412000

Warp non-predicated execution efficiency of the kernel: 89.6%

Warp execution efficiency of the kernel: 99.7%

Source files:

/mxnet/src/operator/custom/./new-forward.cuh

#### 3.2. Function Unit Utilization

Different types of instructions are executed on different function units within each SM. Performance can be limited if a function unit is over-used by the instructions executed by the kernel. The following results show that the kernel's performance is not limited by overuse of any function unit.

Load/Store - Load and store instructions for shared and constant memory.

Texture - Load and store instructions for local, global, and texture memory.


Half - Half-precision floating-point arithmetic instructions.

Single - Single-precision integer and floating-point arithmetic instructions.

Double - Double-precision floating-point arithmetic instructions.


Special - Special arithmetic instructions such as sin, cos, popc, etc.

Control-Flow - Direct and indirect branches, jumps, and calls.




#### 3.3. Instruction Execution Counts

The following chart shows the mix of instructions executed by the kernel. The instructions are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing instructions in that class. The "Inactive" result shows the thread executions that did not execute any instruction because the thread was predicated or inactive due to divergence.



## 3.4. Floating-Point Operation Counts

The following chart shows the mix of floating-point operations executed by the kernel. The operations are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing operations in that class. The results do not sum to 100% because non-floating-point operations executed by the kernel are not shown in this chart.




## 4. Memory Bandwidth

Memory bandwidth limits the performance of a kernel when one or more memories in the GPU cannot provide data at the rate requested by the kernel.

#### 4.1. Memory Bandwidth And Utilization

The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the utilization of each memory type relative to the maximum throughput supported by the memory.



#### 4.2. Memory Statistics

The following chart shows a summary view of the memory hierarchy of the CUDA programming model. The green nodes in the diagram depict logical memory space whereas blue nodes depicts actual hardware unit on the chip. For the various caches the reported percentage number states the cache hit rate; that is the ratio of requests that could be served with data locally available to the cache over all requests made.

The links between the nodes in the diagram depict the data paths between the SMs to the memory spaces into the memory system. Different metrics are shown per data path. The data paths from the SMs to the memory spaces report the total number of memory instructions executed, it includes both read and write operations. The data path between memory spaces and "Unified Cache" or "Shared Memory" reports the total amount of memory requests made (read or write). All other data paths report the total amount of transferred memory in bytes.