

Screenshots Pre-Layout

Design Variables


	Name	Value
1	VDD	607.8m
2	VEXT	607.8m

Analyses

	Type	Enable	Arguments
1	tran	<input checked="" type="checkbox"/>	0 90.1n moderate
2	dc	<input checked="" type="checkbox"/>	t

Outputs

	Name/Signal/Expr	Value	Plot	Save	Save Option
4	X3		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
5	X4		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
6	X5		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
7	OUT		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
8	V0/MINUS		<input type="checkbox"/>	<input checked="" type="checkbox"/>	yes
9	V0/PLUS		<input type="checkbox"/>	<input checked="" type="checkbox"/>	yes
10	tphl_X0_OUT	756.225p	<input type="checkbox"/>	<input checked="" type="checkbox"/>	
11	tphl_X0_OUT	757.468p	<input type="checkbox"/>	<input checked="" type="checkbox"/>	
12	tphl_X1_OUT	779.334p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
13	tphl_X1_OUT	799.456p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
14	tphl_X2_OUT	670.208p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
15	tphl_X2_OUT	690.544p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
16	tphl_X3_OUT	560.282p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
17	tphl_X3_OUT	578.937p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
18	tphl_X4_OUT	482.989p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
19	tphl_X4_OUT	412.062p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
20	tphl_X5_OUT	518.128p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
21	tphl_X5_OUT	663.933p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
22	Delay_X5_OUT	591.031p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
23	Delay_X4_OUT	447.526p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
24	Delay_X3_OUT	569.61p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
25	Delay_X2_OUT	680.376p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
26	Delay_X1_OUT	789.395p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
27	Delay_X0_OUT	756.847p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
28	Energy	122.259f	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	



Screenshots Post Layout

Design Variables


	Name	Value
1	VDD	652.5m
2	VEXT	652.5m

Analyses


	Type	Enable	Arguments
1	tran	<input checked="" type="checkbox"/>	0 90.1n moderate
2	dc	<input checked="" type="checkbox"/>	t


Outputs

	Name/Signal/Expr	Value	Plot	Save	Save Options
1	X0		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
2	X1		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
3	X2		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
4	X3		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
5	X4		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
6	X5		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
7	OUT		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	allv
8	V0/MINUS		<input type="checkbox"/>	<input checked="" type="checkbox"/>	yes
9	V0/PLUS		<input type="checkbox"/>	<input checked="" type="checkbox"/>	yes
10	tplh_X0_OUT	761.148p	<input type="checkbox"/>	<input checked="" type="checkbox"/>	
11	tphi_X0_OUT	751.318p	<input type="checkbox"/>	<input checked="" type="checkbox"/>	
12	tplh_X1_OUT	798.638p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
13	tphi_X1_OUT	799.501p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
14	tplh_X2_OUT	686.089p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
15	tphi_X2_OUT	688.397p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
16	tplh_X3_OUT	574.761p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
17	tphi_X3_OUT	576.715p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
18	tplh_X4_OUT	508.763p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
19	tphi_X4_OUT	426.013p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
20	tplh_X5_OUT	574.956p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
21	tphi_X5_OUT	706.977p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
22	Delay_X5_OUT	640.967p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
23	Delay_X4_OUT	467.388p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
24	Delay_X3_OUT	575.738p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
25	Delay_X2_OUT	687.243p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
26	Delay_X1_OUT	799.069p	<input checked="" type="checkbox"/>	<input type="checkbox"/>	
27	Delay_X0_OUT	756.233p	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
28	Energy	161.034f	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	



Layout Verification





Work Division

Alexander:

Built schematic view for AdderModule, Built and tested carry Bypass Adder to compare with CLA, designed layout for PTL Mux half sized NAND, NOR, Inverter, as well as layout for Adder Module.

Joseph:

Designed circuit used for schematic, sized schematic, built schematic view for Inverting Stage, designed layout for Inverting Stage and Abs_Value_Detector.