# 74HC283

# 4-bit binary full adder with fast carry Rev. 03 — 11 November 2004

**Product data sheet** 

#### 1. **General description**

The 74HC283 is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The 74HC283 is specified in compliance with JEDEC standard no. 7A.

The 74HC283 adds two 4-bit binary words (An plus Bn) plus the incoming carry (CIN). The binary sum appears on the sum outputs (S1 to S4) and the out-going carry (COUT) according to the equation:

$$CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) =$$
  
=  $S1 + 2S2 + 4S3 + 8S4 + 16COUT$ 

Where (+) = plus.

Due to the symmetry of the binary add function, the 74HC283 can be used with either all active HIGH operands (positive logic) or all active LOW operands (negative logic). In case of all active LOW operands the results S1 to S4 and COUT should be interpreted also as active LOW. With active HIGH inputs, CIN must be held LOW when no carry in is intended. Interchanging inputs of equal weight does not affect the operation, thus CIN, A1, B1 can be assigned arbitrarily to pins 5, 6, 7, etc.

See the 74HC583 for the BCD version.

#### 2. **Features**

- High-speed 4-bit binary addition
- Cascadable in 4-bit increments
- Fast internal look-ahead carry
- Low-power dissipation
- Complies with JEDEC standard no. 7A
- ESD protection:
  - ◆ HBM EIA/JESD22-A114-B exceeds 2000 V
  - ◆ MM EIA/JESD22-A115-A exceeds 200 V.
- Multiple package options
- Specified from -40 °C to +80 °C and from -40 °C to +125 °C.



4-bit binary full adder with fast carry

### 3. Quick reference data

**Table 1:** Quick reference data  $GND = 0 \ V; T_{amb} = 25 \ ^{\circ}C; t_f = t_f = 6 \ ns.$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	propagation delay	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$				
	CIN to S1		-	16	-	ns
	CIN to S2		-	18	-	ns
	CIN to S3		-	20	-	ns
	CIN to S4		-	23	-	ns
	An or Bn to Sn		-	21	-	ns
	CIN to COUT		-	20	-	ns
	An or Bn to COUT		-	20	-	ns
Cı	input capacitance		-	3.5	-	рF
C <sub>PD</sub>	power dissipation capacitance	$V_I = GND$ to $V_{CC}$	[1] -	88	-	pF

<sup>[1]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum (C_L \times V_{CC}{}^2 \times f_o) \text{ where:}$ 

 $f_i$  = input frequency in MHz;

 $f_o$  = output frequency in MHz;

 $C_L$  = output load capacitance in pF;

 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$  = sum of outputs.


### 4. Ordering information


**Table 2: Ordering information** 

Type number	Package						
	Temperature range	Name	Description	Version			
74HC283N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4			
74HC283D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1			
74HC283DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1			
74HC283PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1			


#### 4-bit binary full adder with fast carry

### 5. Functional diagram






4-bit binary full adder with fast carry



### 6. Pinning information

### 6.1 Pinning



9397 750 13811

© Koninklijke Philips Electronics N.V. 2004. All rights reserved.

#### 4-bit binary full adder with fast carry

### 6.2 Pin description

Table 3: Pin description

Symbol	Pin	Description
S2	1	sum output 2
B2	2	B operand input 2
A2	3	A operand input 2
S1	4	sum output 1
A1	5	A operand input 1
B1	6	B operand input 1
CIN	7	carry input
GND	8	ground (0 V)
COUT	9	carry output
S4	10	sum output 4
B4	11	B operand input 4
A4	12	A operand input 4
S3	13	sum output 3
B3	14	A operand input 3
A3	15	B operand input 3
$V_{CC}$	16	positive supply voltage

### 7. Functional description

#### 7.1 Function table

Table 4: Function table [1]

Pins	Input	nput					Output							
	CIN	A4	А3	A2	A1	B4	В3	B2	B1	COUT	S4	S3	S2	S1
Logic levels	L	Н	L	Н	L	Н	L	L	Н	Н	L	L	Н	Н
Active HIGH [2]	0	1	0	1	0	1	0	0	1	1	0	0	1	1
Active LOW [3]	1	0	1	0	1	0	1	1	0	0	1	1	0	0

<sup>[1]</sup> H = HIGH voltage level;L = LOW voltage level.

<sup>[2]</sup> Example for active HIGH: 10 + 9 (0 + 1010 + 1001) = 19 (10011).

<sup>[3]</sup> Example for active LOW: 5 + 6 (1 + 0101 + 0110) = 12 (01100).



### 8. Limiting values

Table 5: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
$V_{CC}$	supply voltage			-0.5	+7	V
I <sub>IK</sub>	input diode current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		-	±20	mA
I <sub>OK</sub>	output diode current	$V_O < -0.5 \text{ V or} $ $V_O > V_{CC} + 0.5 \text{ V} $		-	±20	mA
I <sub>O</sub>	output source or sink current	$V_0 = -0.5 \text{ V to } V_{CC} + 0.5 \text{ V}$		-	±25	mA
I <sub>CC</sub> , I <sub>GND</sub>	V <sub>CC</sub> or GND current			-	±50	mA
T <sub>stg</sub>	storage temperature			-65	+150	°C
P <sub>tot</sub>	power dissipation					
	DIP16 package		<u>[1]</u>	-	750	mW
	SO16, SSOP16 and TSSOP16 packages		[2]	-	500	mW

<sup>[1]</sup> Above 70 °C:  $P_{tot}$  derates linearly with 12 mW/K.

### 9. Recommended operating conditions

Table 6: Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		2.0	5.0	6.0	V
VI	input voltage		0	-	$V_{CC}$	V
Vo	output voltage		0	-	$V_{CC}$	V
t <sub>r</sub> , t <sub>f</sub>	input rise and fall times	$V_{CC} = 2.0 \text{ V}$	-	-	1000	ns
		$V_{CC} = 4.5 \text{ V}$	-	6.0	500	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	400	ns
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C

<sup>[2]</sup> Above 70 °C:  $P_{tot}$  derates linearly with 8 mW/K.



### 10. Static characteristics

**Table 7: Static characteristics** 

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = 25	°C					
$V_{IH}$	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	1.2	-	V
		V <sub>CC</sub> = 4.5 V	3.15	2.4	-	V
		V <sub>CC</sub> = 6.0 V	4.2	3.2	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	8.0	0.5	V
		V <sub>CC</sub> = 4.5 V	-	2.1	1.35	V
		V <sub>CC</sub> = 6.0 V	-	2.8	1.8	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$				
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	V
		$I_O = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.5	-	V
	$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	V	
		$I_{O} = -4$ mA; $V_{CC} = 4.5$ V	3.98	4.32	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$				
		I <sub>O</sub> = 20 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	0	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	V
l <sub>LI</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	μΑ
I <sub>CC</sub>	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	μΑ
Cı	input capacitance		-	3.5	-	pF
T <sub>amb</sub> = -40	) °C to +85 °C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	-	-	V
		$I_{O} = -20 \mu\text{A};  V_{CC} = 6.0 \text{V}$	5.9	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.84	-	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.34	-	-	V

4-bit binary full adder with fast carry



At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$				
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.33	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.33	V
I <sub>LI</sub>	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
I <sub>CC</sub>	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	80	μΑ
T <sub>amb</sub> = -40	) °C to +125 °C					
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 2.0 V	1.5	-	-	V
		V <sub>CC</sub> = 4.5 V	3.15	-	-	V
		V <sub>CC</sub> = 6.0 V	4.2	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 2.0 V	-	-	0.5	V
		V <sub>CC</sub> = 4.5 V	-	-	1.35	V
		V <sub>CC</sub> = 6.0 V	-	-	1.8	V
V <sub>OH</sub>	HIGH-level output voltage	$V_I = V_{IH}$ or $V_{IL}$		-		
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.7	-	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.2	-	-	V
V <sub>OL</sub>	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$		-		
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.4	V
lu	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
I <sub>CC</sub>	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	160	μΑ



## 11. Dynamic characteristics

Table 8: Dynamic characteristics

 $GND = 0 \text{ V}; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}; \text{ see } \underline{\text{Figure 7}}.$ 

mbol	Parameter	Conditions	Min	Тур	Max	Unit
<sub>mb</sub> = 25	°C					
IL, t <sub>PLH</sub>	propagation delay CIN to S1	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	52	160	ns
		V <sub>CC</sub> = 4.5 V	-	19	32	ns
		V <sub>CC</sub> = 6.0 V	-	15	27	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	16	-	ns
	propagation delay CIN to S2	see Figure 6				
		$V_{CC} = 2.0 \text{ V}$	-	58	180	ns
		$V_{CC} = 4.5 \text{ V}$	-	21	36	ns
		V <sub>CC</sub> = 6.0 V	-	17	31	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	18	-	ns
	propagation delay CIN to S3	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	63	195	ns
		V <sub>CC</sub> = 4.5 V	-	23	39	ns
		V <sub>CC</sub> = 6.0 V	-	18	33	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	20	-	ns
	propagation delay CIN to S4	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	74	230	ns
		V <sub>CC</sub> = 4.5 V	-	27	46	ns
		V <sub>CC</sub> = 6.0 V	-	22	39	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	23	-	ns
	propagation delay An or Bn to Sn	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	69	210	ns
		V <sub>CC</sub> = 4.5 V	-	25	42	ns
		V <sub>CC</sub> = 6.0 V	-	20	36	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	21	-	ns
	propagation delay CIN to COUT	see Figure 6				
		$V_{CC} = 2.0 \text{ V}$	-	63	195	ns
		$V_{CC} = 4.5 \text{ V}$	-	23	39	ns
		$V_{CC} = 6.0 \text{ V}$	-	18	33	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	20	-	ns
	propagation delay An or Bn to	see Figure 6				
	COUT	V <sub>CC</sub> = 2.0 V	-	63	195	ns
		V <sub>CC</sub> = 4.5 V	-	23	39	ns
		$V_{CC} = 6.0 \text{ V}$	-	18	33	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	20	-	ns



**Table 8: Dynamic characteristics** ... *continued*  $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF; \ see Figure 7.$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$t_{THL}$ , $t_{TLH}$	output transition time	see <u>Figure 6</u>				
		V <sub>CC</sub> = 2.0 V	-	19	75	ns
		V <sub>CC</sub> = 4.5 V	-	7	15	ns
		V <sub>CC</sub> = 6.0 V	-	6	13	ns
C <sub>PD</sub>	power dissipation capacitance	$V_I = GND$ to $V_{CC}$	<u>[1]</u> -	88	-	pF
T <sub>amb</sub> = -40	0 °C to +85 °C					
PHL, tPLH	propagation delay CIN to S1	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	200	ns
		V <sub>CC</sub> = 4.5 V	-	-	40	ns
		V <sub>CC</sub> = 6.0 V	-	-	34	ns
	propagation delay CIN to S2	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	225	ns
		V <sub>CC</sub> = 4.5 V	-	-	45	ns
		V <sub>CC</sub> = 6.0 V	-	-	38	ns
	propagation delay CIN to S3	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	245	ns
		V <sub>CC</sub> = 4.5 V	-	-	49	ns
		V <sub>CC</sub> = 6.0 V	-	-	42	ns
	propagation delay CIN to S4	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	290	ns
		V <sub>CC</sub> = 4.5 V	-	-	58	ns
		V <sub>CC</sub> = 6.0 V	-	-	49	ns
	propagation delay An or Bn to Sn	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	265	ns
		V <sub>CC</sub> = 4.5 V	-	-	53	ns
		V <sub>CC</sub> = 6.0 V	-	-	45	ns
	propagation delay CIN to COUT	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	245	ns
		V <sub>CC</sub> = 4.5 V	-	-	49	ns
		V <sub>CC</sub> = 6.0 V	-	-	42	ns
	propagation delay An or Bn to	see Figure 6				
	COUT	V <sub>CC</sub> = 2.0 V	-	-	245	ns
		V <sub>CC</sub> = 4.5 V	-	-	49	ns
		V <sub>CC</sub> = 6.0 V	-	-	42	ns
t <sub>THL</sub> , t <sub>TLH</sub>	output transition time	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	95	ns
		V <sub>CC</sub> = 4.5 V	-	-	19	ns
		V <sub>CC</sub> = 6.0 V	-	-	16	ns



**Table 8: Dynamic characteristics** ... *continued* GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF; see <u>Figure 7</u>.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T <sub>amb</sub> = -40	0 °C to +125 °C					
t <sub>PHL</sub> , t <sub>PLH</sub>	propagation delay CIN to S1	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	240	ns
		V <sub>CC</sub> = 4.5 V	-	-	48	ns
		V <sub>CC</sub> = 6.0 V	-	-	41	ns
	propagation delay CIN to S2	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	270	ns
		V <sub>CC</sub> = 4.5 V	-	-	54	ns
		V <sub>CC</sub> = 6.0 V	-	-	46	ns
	propagation delay CIN to S3	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	295	ns
		V <sub>CC</sub> = 4.5 V	-	-	59	ns
		V <sub>CC</sub> = 6.0 V	-	-	50	ns
	propagation delay CIN to S4	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	345	ns
		V <sub>CC</sub> = 4.5 V	-	-	69	ns
		V <sub>CC</sub> = 6.0 V	-	-	59	ns
	propagation delay An or Bn to Sn	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	315	ns
		V <sub>CC</sub> = 4.5 V	-	-	63	ns
		V <sub>CC</sub> = 6.0 V	-	-	54	ns
	propagation delay CIN to COUT	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	295	ns
		V <sub>CC</sub> = 4.5 V	-	-	59	ns
		V <sub>CC</sub> = 6.0 V	-	-	50	ns
	propagation delay An or Bn to	see Figure 6				
	COUT	V <sub>CC</sub> = 2.0 V	-	-	295	ns
		V <sub>CC</sub> = 4.5 V	-	-	59	ns
		V <sub>CC</sub> = 6.0 V	-	-	50	ns
t <sub>THL</sub> , t <sub>TLH</sub>	output transition time	see Figure 6				
		V <sub>CC</sub> = 2.0 V	-	-	110	ns
		V <sub>CC</sub> = 4.5 V	-	-	22	ns
		V <sub>CC</sub> = 6.0 V	-	-	19	ns

<sup>[1]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \sum (C_L \times V_{CC}{}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

 $f_o$  = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;


 $V_{CC}$  = supply voltage in V;

N = number of inputs switching;

 $\Sigma (C_L \times V_{CC}{}^2 \times f_o)$  sum of outputs.

4-bit binary full adder with fast carry

#### 12. Waveforms






Table 9: Test data

Supply	Input		Load
V <sub>CC</sub>	VI	t <sub>r</sub> , t <sub>f</sub>	CL
2.0 V	V <sub>CC</sub>	6 ns	50 pF
4.5 V	V <sub>CC</sub>	6 ns	50 pF
6.0 V	V <sub>CC</sub>	6 ns	50 pF
5.0 V	V <sub>CC</sub>	6 ns	15 pF

### 13. Application information

<u>Figure 8</u> shows a 3-bit adder using the 74HC283. Trying the operand inputs of the fourth adder (A4 and B4) LOW makes S4 dependent on, and equal to, the carry from the third adder.


<u>Figure 9</u>, based on the same principle, shows a method of dividing the 74HC283 into a 2-bit and 1-bit adder. The third stage adder (A3, B3 and S3) is used simply as means of transferring the carry into the fourth stage (via A3 and B3) and transferring the carry from

9397 750 13811

© Koninklijke Philips Electronics N.V. 2004. All rights reserved.


#### 4-bit binary full adder with fast carry

the second stage on S3. As long as A3 and B3 are the same, HIGH or LOW, they do not influence S3. Similarly, when A3 and B3 are the same, the carry into the third stage does not influence the carry out of the third stage.



<u>Figure 10</u> shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs S1, S2 and S3 produce a binary number equal to the number inputs (I1 to I5) that are HIGH.


<u>Figure 11</u> shows a method of implementing a 5-input majority gate. When three or more inputs (I1 to I5) are HIGH, the output M5 is HIGH.



### 14. Package outline

#### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

#### Note


1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT38-4					<del>95-01-14</del> 03-02-13	

Fig 12. Package outline SOT38-4 (DIP16)

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



inches

0.069

0.004

0.049

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014 0.0075

0.38

0.15

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	1330E DATE	
SOT109-1	076E07	MS-012			<del>99-12-27</del> 03-02-19	

0.05

0.228

0.041

0.016

0.020

0.01

0.01

0.004


Fig 13. Package outline SOT109-1 (SO16)

9397 750 13811

0.01

#### SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



-				3			-,												
	UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
	mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT338-1		MO-150			<del>99-12-27</del> 03-02-19	

Fig 14. Package outline SOT338-1 (SSOP16)

9397 750 13811

#### TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



_							-,												
	UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
	mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT403-1		MO-153				<del>99-12-27</del> 03-02-18	

Fig 15. Package outline SOT403-1 (TSSOP16)

9397 750 13811

74HC283 **Philips Semiconductors** 



# Table 10: Revision history

15. Revision history

	•				
Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
74HC283_3	20041111	Product data sheet	-	9397 750 13811	74HC_HCT283_CNV_2
Modifications:	and in	the current presentation			
	<ul><li>Remov</li></ul>	ed type number 74HC	T283.		
	<ul><li>Inserte</li></ul>	ed family specification.			
74HC_HCT283_CNV_2	19970828	Product specification	-	-	74HC_HCT283_1
74HC HCT283 1	19901201	Product specification	_	-	_

4-bit binary full adder with fast carry

#### 4-bit binary full adder with fast carry



Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

#### 17. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### 18. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

#### 19. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

#### 4-bit binary full adder with fast carry

#### 20. Contents

1	General description
2	Features
3	Quick reference data
4	Ordering information
5	Functional diagram 3
6	Pinning information 4
6.1	Pinning
6.2	Pin description 5
7	Functional description 5
7.1	Function table 5
8	Limiting values 6
9	Recommended operating conditions 6
10	Static characteristics 7
11	Dynamic characteristics 9
12	Waveforms
13	Application information 12
14	Package outline
15	Revision history
16	Data sheet status
17	<b>Definitions</b>
18	Disclaimers
19	Contact information



All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 11 November 2004 Document number: 9397 750 13811



## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### Nexperia:

74HC283D,652 74HC283DB,112 74HC283N,652 74HC283PW,118

### NXP:

<u>74HC283D 74HC283D-T 74HC283N 74HC283PW-T 74HC283DB,118 74HC283D,653 74HC283PW,112</u> 74HC283D/AUJ