


TODO:  
 PC draw  
 ALU rethink  
 CL rethink  
 interrupts  
 instruction layout  
 timing control?

Color Conventions:  
 red = data  
 orange = internal data tx  
 yellow = control  
 green = internal data rx  
 blue = external data bus  
 purple = address bus  
 white = clk



Sheet: /  
 File: 8bit-computer.kicad\_sch

**Title:**

Size: A3 | Date:  
 KiCad E.D.A. kicad 7.0.1


Rev: 1/20

A

B

C

D




Sheet: /ROM/  
File: rom.kicad\_sch

**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1

Rev:  
Id: 2/20



Sheet: /StackPointer/  
File: sp.kicad\_sch

**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1

Rev:  
Id: 3/20

A

A

B


B

C

C

D

D



Sheet: /Processor Status Register/  
File: preg.kicad\_sch

**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1

Rev:  
Id: 4/20

A

A

B


B

C

C

D

D



Sheet: /VIA/  
File: via.kicad\_sch


**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1

**Rev:**  
Id: 5/20

1 2 3 4 5 6

A



Sheet: /Y register/  
File: yreg.kicad\_sch

**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1

Rev:  
Id: 6/20

1





2

3

4

5

6



Sheet: /Clock/  
File: clk.kicad\_sch

**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1

**Rev:**  
Id: 13/20

A

B

C

D

A


B

C

D

◻~~PC~~<sub>od</sub>  
 ◻~~PC~~<sub>oa</sub>  
 ◻~~PC~~<sub>L</sub>  
 ◻H/L  
 ◻CLR  
 ◻CLK

a00◊	d <sub>0</sub> ◊
a01◊	d <sub>1</sub> ◊
a02◊	d <sub>2</sub> ◊
a03◊	d <sub>3</sub> ◊
a04◊	d <sub>4</sub> ◊
a05◊	d <sub>5</sub> ◊
a06◊	d <sub>6</sub> ◊
a07◊	d <sub>7</sub> ◊
a08◊	
a09◊	
a10◊	
a11◊	
a12◊	
a13◊	
a14◊	
a15◊	



Sheet: /Program Counter/  
 File: pc.kicad\_sch




**Title:**

Size: A4 | Date:  
 KiCad E.D.A. kicad 7.0.1

**Rev:**  
 Id: 14/20

1 2 3 4 5 6

A




Sheet: /Data Bus Buffer/  
File: dbb.kicad\_sch


**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1

Rev:  
Id: 15/20

1 2 3 4 5 6





Sheet: /AddrDecoder/  
File: addrdec.kicad\_sch

**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1

Rev:  
Id: 16/20

A

B

C


D

A

B

C

D




Sheet: /RAM/  
File: ram.kicad\_sch

**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1

Rev:  
Id: 17/20



A

B

C


D

A

B

C

D



Sheet: /A register/  
File: areg.kicad\_sch

**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1

**Rev:**  
Id: 19/20

1 2 3 4 5 6

A

B

C

D

A

B

C

D

Sheet: /Interrupt Logic/  
File: il.kicad\_sch

**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1

**Rev:**  
Id: 20/20

1 2 3 4 5 6

A

B

C


D

A

B

C

D





Sheet: /Instruction register/  
File: ireg.kicad\_sch

**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1


Rev:  
Id: 21/20





1 2 3 4 5 6

A




Sheet: /X register/  
File: xreg.kicad\_sch

**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1

**Rev:**  
Id: 24/20

1 2 3 4 5 6



Sheet: /DEBUG/  
File: debug.kicad\_sch

**Title:**

Size: A4 | Date:  
KiCad E.D.A. kicad 7.0.1

**Rev:**  
Id: 25/20