

Assignment 2

[1] Design 4-bit Ripple Carry Adder with the help of 1-bit adder.

design.sv



```
1 // Code your design here
2 module ripple_carry_adder(a,b,c,s,carry);
3
4     input [3:0] a,b;
5     input c;
6     output [3:0] s;
7     output carry;
8
9     wire k1,k2,k3;
10
11     full_adder fa1(a[0],b[0],c,s[0],k1);
12     full_adder fa2(a[1],b[1],k1,s[1],k2);
13     full_adder fa3(a[2],b[2],k2,s[2],k3);
14     full_adder fa4(a[3],b[3],k3,s[3],carry);
15
16 endmodule
17
18 module full_adder(a,b,c,sum,carry);
19     input a,b,c;
20     output sum,carry;
21
22     assign sum=a^b^c;
23     assign carry=a&b | b&c | a&c;
24
25 endmodule
26
27
```

testbench.sv



```
1 // Code your testbench here
2 // or browse Examples
3 module testbench;
4     reg [3:0] a;
5     reg [3:0] b;
6     reg c;
7     wire [3:0] s;
8     wire carry;
9
10    initial begin
11        $monitor("a=%b,b=%b,c=%b,s=%b,carry=%b",a,b,c,s,carry);
12    end
13
14    ripple_carry_adder uut(a,b,c,s,carry);
15
16    initial begin
17
18
19        #10 a=4'b0000;b=4'b0000;c=1'b0;
20        #10 a=4'b0001;b=4'b0001;c=1'b0;
21        #10 a=4'b0010;b=4'b0010;c=1'b0;
22        #10 a=4'b0011;b=4'b0011;c=1'b1;
23        #10 a=4'b0111;b=4'b0111;c=1'b1;
24        #10 a=4'b1111;b=4'b1111;c=1'b1;
25
26    end
27
28    initial begin
29        $dumpfile("dump.vcd");
30        $dumpvars(0);
31    end
32
33 endmodule
```

Output:

VCD info: dumpfile dump.vcd opened for output.

a=xxxx,b=xxxx,c=x,s=xxxx,carry=x

a=0000,b=0000,c=0,s=0000,carry=0

a=0001,b=0001,c=0,s=0010,carry=0

a=0010,b=0010,c=0,s=0100,carry=0

a=0011,b=0011,c=1,s=0111,carry=0

a=0111,b=0111,c=1,s=1111,carry=0

a=1111,b=1111,c=1,s=1111,carry=1

Done

[2] Design D-flipflop and reuse it to implement 4- bit Johnson Counter.

```
1 // Code your design here
2 module _4bit_johnson_counter(
3     input clk,
4     input reset,
5     output [3:0] q
6 );
7
8     Dff d1(clk,reset,~q[3],q[0]);
9     Dff d2(clk,reset,q[0],q[1]);
10    Dff d3(clk,reset,q[1],q[2]);
11    Dff d4(clk,reset,q[2],q[3]);
12
13 endmodule
14
15 module Dff(
16     input clk,
17     input reset,
18     input d,
19     output reg q
20 );
21
22     always @ (posedge clk)
23     begin
24         if(reset)
25             q=0;
26
27         else if(clk)
28
29             q = d ;
30     end
31 endmodule
```

```

1 // Code your testbench here
2 // or browse Examples
3 module rbit_johnson_counter_tb;
4
5     reg clk,reset;
6     wire [3:0] q;
7     initial begin
8
9         $monitor("%t | clk= %b | reset= %b | q=
10 %b", $time,clk,reset,q);
11
12     end
13     _4bit_johnson_counter uut(clk,reset,q);
14
15     initial
16     begin
17         reset = 1'b1;
18         clk = 1'b1;
19
20     end
21
22     always #10 clk = ~clk;
23
24     initial
25     begin
26         #00 reset = 1'b1;
27         #20 reset = 1'b0;
28         #500 $finish;
29
30     end
31
32 endmodule

```

```

0 | clk= 1 | reset= 1 | q= 0000
10 | clk= 0 | reset= 1 | q= 0000
20 | clk= 1 | reset= 0 | q= 0001
30 | clk= 0 | reset= 0 | q= 0001
40 | clk= 1 | reset= 0 | q= 0011
50 | clk= 0 | reset= 0 | q= 0011
60 | clk= 1 | reset= 0 | q= 0111
70 | clk= 0 | reset= 0 | q= 0111
80 | clk= 1 | reset= 0 | q= 1111
90 | clk= 0 | reset= 0 | q= 1111
100 | clk= 1 | reset= 0 | q= 1110
110 | clk= 0 | reset= 0 | q= 1110
120 | clk= 1 | reset= 0 | q= 1100
130 | clk= 0 | reset= 0 | q= 1100
140 | clk= 1 | reset= 0 | q= 1000
150 | clk= 0 | reset= 0 | q= 1000
160 | clk= 1 | reset= 0 | q= 0000
170 | clk= 0 | reset= 0 | q= 0000
180 | clk= 1 | reset= 0 | q= 0001
190 | clk= 0 | reset= 0 | q= 0001
200 | clk= 1 | reset= 0 | q= 0011
210 | clk= 0 | reset= 0 | q= 0011
220 | clk= 1 | reset= 0 | q= 0111
230 | clk= 0 | reset= 0 | q= 0111
240 | clk= 1 | reset= 0 | q= 1111
250 | clk= 0 | reset= 0 | q= 1111
260 | clk= 1 | reset= 0 | q= 1110
270 | clk= 0 | reset= 0 | q= 1110
280 | clk= 1 | reset= 0 | q= 1100
290 | clk= 0 | reset= 0 | q= 1100
300 | clk= 1 | reset= 0 | q= 1000

```


[3] Reuse 2:1 Mux code to implement 8:1 Mux.

design.sv



```
1 // Code your design here
2 module mux_8x1(a,s,out);
3
4     input[7:0]a;
5     input[2:0]s;
6     output out;
7     wire[6:0]k;
8
9     mux_2x1 mx1(a[0],a[1],s[0],k[0]);
10    mux_2x1 mx2(a[2],a[3],s[0],k[1]);
11    mux_2x1 mx3(a[4],a[5],s[0],k[2]);
12    mux_2x1 mx4(a[6],a[7],s[0],k[3]);
13    mux_2x1 mx5(k[0],k[1],s[1],k[4]);
14    mux_2x1 mx6(k[2],k[3],s[1],k[5]);
15    mux_2x1 mx7(k[4],k[5],s[2],out);
16
17 endmodule
18
19 module mux_2x1(a0,a1,s,out);
20
21     input a0,a1,s;
22     output out;
23     wire sn,k1,k2;
24
25     not(sn,s);
26
27     and(k1,a0,sn);
28     and(k2,a1,s);
29     or(out,k1,k2);
30
31 endmodule
```



```

1 // Code your testbench here
2 // or browse Examples
3 module testbench;
4     reg [7:0] a;
5     reg [2:0] s;
6     wire out;
7
8     initial begin
9         $monitor("s2=%b,s1=%b,s0=%b,output=%b",s[2],s[1],s[0],out);
10    end
11
12    mux_8x1 uut(a,s,out);
13
14    initial begin
15
16        a=8'b01110010;
17        #10 s[2]=0;s[1]=0;s[0]=0;
18        #10 s[2]=0;s[1]=0;s[0]=1;
19        #10 s[2]=0;s[1]=1;s[0]=0;
20        #10 s[2]=0;s[1]=1;s[0]=1;
21        #10 s[2]=1;s[1]=0;s[0]=0;
22        #10 s[2]=1;s[1]=0;s[0]=1;
23        #10 s[2]=1;s[1]=1;s[0]=0;
24        #10 s[2]=1;s[1]=1;s[0]=1;
25    end
26
27    initial begin
28        $dumpfile("dump.vcd");
29        $dumpvars(0);
30    end
31
32 endmodule

```

Output:

VCD info: dumpfile dump.vcd opened for output.

s2=x,s1=x,s0=x,output=x

s2=0,s1=0,s0=0,output=0

s2=0,s1=0,s0=1,output=1

s2=0,s1=1,s0=0,output=0

s2=0,s1=1,s0=1,output=0

s2=1,s1=0,s0=0,output=1

s2=1,s1=0,s0=1,output=1

s2=1,s1=1,s0=0,output=1

s2=1,s1=1,s0=1,output=0

Done

[4] Design a Full Subtractor with Gate Level Modelling Style. (use primitive gates)

design.sv



```
1 // Code your design here
2 module full_subtrator(a,b,c,diff,borrow);
3     input a,b,c;
4     output diff,borrow;
5     wire an,s1,s1n,k1,k2;
6
7     not(s1n,s1);
8     not(an,a);
9
10    xor(s1,a,b);
11    xor(diff,s1,c);
12
13    and(k1,an,b);
14    and(k2,s1n,c);
15
16    or(borrow,k1,k2);
17
18 endmodule
```

testbench.sv



```
1 // Code your testbench here
2 // or browse Examples
3
4 module testbench;
5     reg a,b,c;
6     wire diff,borrow;
7
8     initial begin
9         $monitor("a=%b,b=%b,c=%b,diff=%b,borrow=%b",a,b,c,diff,borrow);
10    end
11
12    full_subtrator uut(a,b,c,diff,borrow);
13
14    initial begin
15
16
17        #10 a=1'b0;b=1'b0;c=1'b0;
18        #10 a=1'b0;b=1'b0;c=1'b1;
19        #10 a=1'b0;b=1'b1;c=1'b0;
20        #10 a=1'b0;b=1'b1;c=1'b1;
21        #10 a=1'b1;b=1'b0;c=1'b0;
22        #10 a=1'b1;b=1'b0;c=1'b1;
23        #10 a=1'b1;b=1'b1;c=1'b0;
24        #10 a=1'b1;b=1'b1;c=1'b1;
25
26
27    end
28
29    initial begin
30        $dumpfile("dump.vcd");
31        $dumpvars(0);
32    end
33
34 endmodule
```

Output:

VCD info: dumpfile dump.vcd opened for output.

a=x,b=x,c=x,diff=x,borrow=x

a=0,b=0,c=0,diff=0,borrow=0

a=0,b=0,c=1,diff=1,borrow=1

a=0,b=1,c=0,diff=1,borrow=1

a=0,b=1,c=1,diff=0,borrow=1

a=1,b=0,c=0,diff=1,borrow=0

a=1,b=0,c=1,diff=0,borrow=0

a=1,b=1,c=0,diff=0,borrow=0

a=1,b=1,c=1,diff=1,borrow=1

Done

[5] Design a 2X4 decoder using gate level modelling.

design.sv



```
1 // Code your design here
2 module decoder_2_4(a,b,c0,c1,c2,c3);
3     input a,b;
4     output c0,c1,c2,c3;
5     wire an,bn;
6
7     not(an,a);
8     not(bn,b);
9
10    and(c0,an,bn);
11    and(c1,an,b);
12    and(c2,a,bn);
13    and(c3,a,b);
14
15 endmodule
16
```




```

1 // Code your testbench here
2 // or browse Examples
3
4 module testbench;
5     reg a,b;
6     wire c0,c1,c2,c3;
7
8     initial begin
9         $monitor("a=%b,b=%b,c0=%b,c1=%b,c2=%b,c3=%b",a,b,c0,c1,c2,c3);
10    end
11
12    decoder_2_4 uut(a,b,c0,c1,c2,c3);
13
14    initial begin
15
16
17        #10 a=1'b0;b=1'b0;
18        #10 a=1'b0;b=1'b1;
19        #10 a=1'b1;b=1'b0;
20        #10 a=1'b1;b=1'b1;
21
22
23    end
24
25    initial begin
26        $dumpfile("dump.vcd");
27        $dumpvars(0);
28    end
29
30 endmodule

```

Output:

VCD info: dumpfile dump.vcd opened for output.

a=x,b=x,c0=x,c1=x,c2=x,c3=x

a=0,b=0,c0=1,c1=0,c2=0,c3=0

a=0,b=1,c0=0,c1=1,c2=0,c3=0

a=1,b=0,c0=0,c1=0,c2=1,c3=0

a=1,b=1,c0=0,c1=0,c2=0,c3=1

Done

[6] Design a 4x1 mux using operators. (use data flow)



```

1 // Code your design here
2 module mux_4_1(s0,s1,i,out);
3     input s0,s1;
4     input [3:0]i;
5     output out;
6
7     assign out = ~s0 & ~s1 & i[0] | ~s0 & s1 & i[1] | s0 & ~s1 & i[2] | s0 & s1 & i[3];
8
9 endmodule
10

```



```
1 // Code your testbench here
2 // or browse Examples
3
4 module testbench;
5     reg [3:0] i;
6     reg s0,s1;
7     wire out;
8
9     initial begin
10         $monitor("s0=%b,s1=%b,output=%b",s0,s1,out);
11     end
12
13     mux_4_1 uut(s0,s1,i,out);
14
15     initial begin
16         i=4'b0101;
17         #10 s0=1'b0;s1=1'b0;
18         #10 s0=1'b0;s1=1'b1;
19         #10 s0=1'b1;s1=1'b0;
20         #10 s0=1'b1;s1=1'b1;
21     end
22 end
23
24 initial begin
25     $dumpfile("dump.vcd");
26     $dumpvars(0);
27 end
28
29 endmodule
```

Output:

```
[2023-08-21 13:10:33 UTC] iverilog '-wall' des
VCD info: dumpfile dump.vcd opened for output.
s0=x,s1=x,output=x
s0=0,s1=0,output=1
s0=0,s1=1,output=0
s0=1,s1=0,output=1
s0=1,s1=1,output=0
Done
```

[7] Design a Full adder using half adder.

design.sv



```
1 // Code your design here
2 module full_adder(a,b,cin,sum,carry);
3     input a,b,cin;
4     output sum,carry;
5     wire s1,c[1:0];
6
7     half_adder ha0(a,b,s1,c[0]);
8     half_adder ha1(s1,cin,sum,c[1]);
9
10    or (carry,c[0],c[1]);
11
12 endmodule
13
14 module half_adder(a1,b1,sum1,carry1);
15     input a1,b1;
16     output sum1,carry1;
17
18     assign sum1= a1^b1;
19     assign carry1= a1&b1;
20
21 endmodule
```

testbench.sv



SV/Verilog Testbench

```
1 // Code your testbench here
2 // or browse Examples
3
4 module testbench;
5     reg a,b,cin;
6     wire sum,carry;
7
8     initial begin
9
10    $monitor("a=%b,b=%b,c=%b,sum=%b,carry=%b",a,b,cin,sum,carry);
11    end
12
13    full_adder uut(a,b,cin,sum,carry);
14
15    initial begin
16        #10 a=1'b0 ; b=1'b0;cin=1'b0;
17        #10 a=1'b0 ; b=1'b0;cin=1'b1;
18        #10 a=1'b0 ; b=1'b1;cin=1'b0;
19        #10 a=1'b0 ; b=1'b1;cin=1'b1;
20        #10 a=1'b1 ; b=1'b0;cin=1'b0;
21        #10 a=1'b1 ; b=1'b0;cin=1'b1;
22        #10 a=1'b1 ; b=1'b1;cin=1'b0;
23        #10 a=1'b1 ; b=1'b1;cin=1'b1;
24
25    end
26
27    initial begin
28        $dumpfile("dump.vcd");
29        $dumpvars(0);
30    end
31
32 endmodule
```

Output:

[2023-08-21 13:56:09 UTC] iverilog '-wall' des

VCD info: dumpfile dump.vcd opened for output.

a=x,b=x,c=x,sum=x,carry=x

a=0,b=0,c=0,sum=0,carry=0

a=0,b=0,c=1,sum=1,carry=0

a=0,b=1,c=0,sum=1,carry=0

a=0,b=1,c=1,sum=0,carry=1

a=1,b=0,c=0,sum=1,carry=0

a=1,b=0,c=1,sum=0,carry=1

a=1,b=1,c=0,sum=0,carry=1

a=1,b=1,c=1,sum=1,carry=1

Done