# **Assignment 1**

1. Write a Verilog code for 2X4 decoder.

```
design.sv +
   1 // Code your design here
   2 module decoder24_behaviour(en,a,b,y);
   3
         input en,a,b;
         output reg [3:0]y;
   5
   6
   7
         always @(en,a,b)
   8
           begin
   9
             if(en==0)
   10
               begin
   11
                  if(a==1'b0 & b==1'b0) y=4'b1110;
  12
                  else if(a==1'b0 & b==1'b1) y=4'b1101;
else if(a==1'b1 & b==1'b0) y=4'b1011;
   13
  14
  15
                  else if(a==1 & b==1) y=4'b0111;
                  else y=4'bxxxx;
  16
               end
  17
             else
  18
              y=4'b1111;
  19
  20
           end
  21 endmodule
 testbench.sv
             \Box
                                                             SV/Verilog
   1 module tb;
   2
   3
        reg a,b,en;
       wire [3:0]y;
   4
   5
   6
       initial
   7
          begin
             $monitor("en=%b a=%b b=%b y=%b",en,a,b,y);
   8
   9
  10
          decoder24_behaviour dut(en,a,b,y);
  11
  12
         initial
  13
  14
          begin
          $dumpfile("dump.vcd");
  15
          $dumpvars(1);
  16
  17
            en=1; a=1'bx; b=1'bx; #5
  18
            en=0; a=0; b=0; #5
  19
  20
            en=0; a=0; b=1; #5
            en=0; a=1; b=0; #5
  21
            en=0; a=1; b=1; #5
  22
  23
            $finish;
  24
  25
          end
  26 endmodule
Output:
VCD info: dumpfile dump.vcd opened for output.
```

```
VCD info: dumpfile dump.vcd opened for output
en=1 a=x b=x y=1111
en=0 a=0 b=0 y=1110
en=0 a=0 b=1 y=1101
en=0 a=1 b=0 y=1011
en=0 a=1 b=1 y=0111
Done
```

2. Write a Verilog code for Full subtractor.

```
design.sv

// Code your design here
module full_subtractor(input a, b, Bin, output D, Bout);
assign D = a ^ b ^ Bin;
assign Bout = (~a & b) | (~(a ^ b) & Bin);
endmodule
```

```
testbench.sv
                                                        SV/Verilog Testben
 1 // Code your testbench here
  2 // or browse Examples
  3 module tb_top;
     reg a, b, Bin;
 4
      wire D, Bout;
  5
      full_subtractor fs(a, b, Bin, D, Bout);
 7
 8
 9 initial begin
     $monitor("At time %0t: a=%b b=%b, Bin=%b, difference=%b,
 10
    borrow=%b",$time, a,b,Bin,D,Bout);
        a = 0; b = 0; Bin = 0; #1;
 11
        a = 0; b = 0; Bin = 1; #1;
 12
        a = 0; b = 1; Bin = 0; #1;
 13
        a = 0; b = 1; Bin = 1; #1;
 14
        a = 1; b = 0; Bin = 0; #1;
 15
        a = 1; b = 0; Bin = 1; #1; a = 1; b = 1; Bin = 0; #1;
 16
 17
        a = 1; b = 1; Bin = 1;
 18
 19
      end
20 endmodule
```

### Output:

```
At time 0: a=0 b=0, Bin=0, difference=0, borrow=0 At time 1: a=0 b=0, Bin=1, difference=1, borrow=1 At time 2: a=0 b=1, Bin=0, difference=1, borrow=1 At time 3: a=0 b=1, Bin=1, difference=0, borrow=1 At time 4: a=1 b=0, Bin=0, difference=1, borrow=0 At time 5: a=1 b=0, Bin=1, difference=0, borrow=0 At time 6: a=1 b=1, Bin=0, difference=0, borrow=0 At time 7: a=1 b=1, Bin=1, difference=1, borrow=1 Done
```

3. Write a Verilog code for 2-bit comparator.

```
design.sv
   1 // Code your design here
   2 module comparator_2bit(a,b,equal,lesser,greater);
       input [1:0]a;
   3
       input [1:0]b;
   4
       output equal, lesser, greater;
   6
        assign greater = (a[1] \& \sim b[1]) | (a[1] \sim \wedge b[1]) \& (a[0] \& \sim b[0]);
   7
       assign equal = (a[1] \sim b[1]) \& (a[0] \sim b[0]);
assign lesser = (\sim a[1] \& b[1]) | (a[1] \sim b[1]) \& (\sim a[0] \& b[0]);
   8
   9
  10
  11 endmodule
 testbench.sv
                                                                                     SV/Verilog Testbench
   1 // Code your testbench here
   2 // or browse Examples
   3
    4 module testbench;
        reg [1:0]a;
    5
        reg [1:0]b;
    6
        wire equal, lesser, greater;
    7
    8
        initial begin
   9
   10
           $monitor("a=%b,b=%b,equal=%b,greater=%b,lesser=%b",a,b,equal,greater,lesser);
   11
   12
        comparator_2bit uut(a,b,equal,lesser,greater);
   13
   14
        initial begin
   15
   16
           #10 a=2'b01;b=2'b00;
   17
           #10 a=2'b10;b=2'b10;
   18
           #10 a=2'b11;b=2'b01;
   19
           #10 a=2'b10;b=2'b11;
   20
   21
   22
        end
   23
        initial begin
   24
           $dumpfile("dump.vcd");
   25
   26
           $dumpvars(0);
   27
        end
   28
   29 endmodule
Output:
```

```
[2023-08-21 16:46:26 UTC] iverilog '-Wall' desig
VCD info: dumpfile dump.vcd opened for output.
a=xx,b=xx,equal=x,greater=x,lesser=x
a=01,b=00,equal=0,greater=1,lesser=0
a=10,b=10,equal=1,greater=0,lesser=0
a=11,b=01,equal=0,greater=1,lesser=0
a=10,b=11,equal=0,greater=0,lesser=1
Done
```

4. Write a Verilog code for 3 bit binary to grey convertor.

```
design.sv

// Code your design here
module Binary_to_Gray(
    input [3:0] b,
    output [3:0] g

;
assign g[0]=b[1]^b[0];
assign g[1]=b[2]^b[1];
assign g[2]=b[3]^b[2];
assign g[3]=b[3];
endmodule
```

```
testbench.sv
           \oplus
 1 // Code your testbench here
 2 // or browse Examples
 3 module Binary_to_Gray_tb;
           reg [3:0]b;
 4
 5
           wire [3:0]g;
 6
           Binary_to_Gray uut (b,g);
  7
 8
            initial begin
 9
              $monitor("b=%b,g=%b",b,g);
 10
 11
            end
       initial
 12
 13
           $dumpfile("dump.vcd");
 14
 15
           $dumpvars;
 16
 17
           b=4'b0000;
 18
                  b=4'b0001;
            #10
 19
 20
            #10
                  b=4'b0010;
                  b=4'b0011;
 21
            #10
                  b=4'b0100;
            #10
 22
                  b=4'b0101;
            #10
 23
 24
            #10
                  b=4'b0110;
 25
            #10
                  b=4'b0111;
            #10
                  b=4'b1000;
 26
 27
 28
 29 endmodule
```

### Output:

```
VCD info: dumpfile dump.vcd opened for output. b=0000,g=0000 b=0001,g=0001 b=0010,g=0011 b=0011,g=0010 b=0100,g=0111 b=0110,g=0111 b=0110,g=0101 b=0111,g=0100 b=1000,g=1100 Done
```

5. Write a Verilog code for BCD to excess 3 convertors.

```
design.sv
        \oplus
 1 module Bcd_excess3(b,e);
 2 input [3:0] b;
 3 output [3:0] e;
 4 assign e[3]=b[3]|b[2]&b[1]|b[2]&b[0];
  5 assign e[2]=~b[2]&b[1]|~b[2]&b[0]|b[2]&~b[1]&~b[0];
  6 assign e[1]=b[1]&b[0]|~b[1]&~b[0];
  7 assign e[0]=\sim b[0];
  8 endmodule
testbench.sv
  1 module Bcd_excess3_tb;
  3 reg [3:0] b;
  4 wire [3:0] e;
  6 Bcd_excess3 uut (
  7 .b(b),
  8 .e(e)
  9);
 10
     initial begin
 11
 12
        $monitor("b = %b,e = %b", b,e);
 13
 14
     $dumpfile("dump.vcd");
 15
 16
     $dumpvars(0);
 17
     end
 18
 19 initial begin
 20
 21 b=3'b0000;
 22 #10;
 23 b=4'b0001;
 24 #10;
25 b=4'b0010;
 26 #10;
 27 b=4'b0011;
 28 #10;
 29 b=4'b0100;
 30 #10;
 31 b=4'b0101;
 32 #10;
 33 b=4'b0110;
 34
 35 end
 36 endmodule
```

## Output:

```
testbench.sv:21: warning: extra digits given for VCD info: dumpfile dump.vcd opened for output. b = 0000,e = 0011 b = 0001,e = 0100 b = 0010,e = 0110 b = 0100,e = 0111 b = 0100,e = 0111 b = 0101,e = 1000 b = 0110,e = 1000 Done
```