FETCH: Clock → PC → Address Mux → ROM/RAM



DECODE: Data Bus → IR → Unit Decode / Address Decode



EXECUTE: a0 + operand → ALU → result → Registers



MEMORY: Pointer → Bus Buffer → External (40-pin)



CONTROL: Flags → Logic Gates → State Machine

Flow: FETCH(top) → DECODE → EXECUTE → MEMORY(bottom)
27 chips — signal names match rv8_cpu.v

Sheet: /
File: rv8_cpu.kicad_sch

Title: RV8 CPU — Chip Wiring (Data Flow View)

Size: A2	Date: 2026-05-17	Rev: 3.0
KiCad E.D.A. 10.0.2		Id: 1/1