Computer Architecture Report #1: Register File

Joanna Whittam (15319524) Feb. 24th 2017

1 VHDL components

1.1 Reg

```
1.1.1 Reg Code
        library IEEE;
        use IEEE.STD_LOGIC_1164.ALL;
        entity reg is
                Port (D: in STD_LOGIC_VECTOR (15 downto 0);
                        load, CLK: in STD LOGIC;
                        Q: out STD_LOGIC_VECTOR (15 downto 0) );
        end reg;
        architecture Behavioral of reg is
        begin
                process(CLK)
                begin
                        if (rising_edge(CLK)) then
                                 if load='1' then
                                         Q <= D after 5 ns;
                                 end if;
                        end if;
                end process;
        end Behavioral;
1.1.2 Reg Test Bench
        LIBRARY ieee:
        USE ieee.std logic 1164.ALL;
        ENTITY reg tb IS
        END reg_tb;
        ARCHITECTURE behavior OF reg_tb IS
                  -- Component Declaration for the Unit Under Test (UUT)
                  COMPONENT reg
                  PORT( D: IN std_logic_vector(15 downto 0);
                              load, CLK: IN std_logic;
                              Q: OUT std_logic_vector(15 downto 0) );
```

END COMPONENT;

```
--Inputs
          signal D: std_logic_vector(15 downto 0) := (others => '0');
          signal load: std_logic := '0';
          signal CLK: std_logic := '0';
          --Outputs
          signal Q: std_logic_vector(15 downto 0);
          -- Clock period definitions
          constant CLK_period: time := 10 ns;
BEGIN
          -- Instantiate the Unit Under Test (UUT)
          uut: reg PORT MAP (
                        D \Rightarrow D,
                        load => load,
                        CLK => CLK,
                        Q => Q
          );
          -- Clock process definitions
          CLK process :process
          begin
                           CLK <= '0';
                          wait for CLK_period/2;
                           CLK <= '1';
                          wait for CLK_period/2;
          end process;
         -- Stimulus process
          stim_proc: process
          begin
                          -- hold reset state for 50 ns.
                          wait for 5 ns:
                           D <= "00000000001111";
                          wait for CLK_period*20;
                          load <= '1';
                          wait for CLK period*20;
                          load <= '0';
                           D <= "000000011110000";
                          wait for CLK period*20;
                          load <= '1';
                          wait for CLK period*20;
                          load <= '0';
                           D <= "0000111100000000";
                          wait for CLK_period*20;
                          load <= '1';
                          wait for CLK_period*20;
```

```
load <= '0';

D <= "11110000000000000";

wait for CLK_period*20;

load <= '1';

wait for CLK_period*20;

load <= '0';

wait;

end process;

END;
```

1.1.3 Reg Test Results

											2,000.000
Name	Value	10 ns	200 ns	400 ns	600 ns	800 ns	1,000 ns	1,200 ns	1,400 ns	1,600 ns	1,800 ns 2,0
▶ ■ d[15:0]	11110000000000000	0000000	00001111	0000000	11110000	0000111	00000000		1111000	00000000	
le load	0										
le cik	0	munumumu			nummumu			mumumumu			
▶ 🎇 q[15:0]	11110000000000000	UUUUUUUUUUUU	UUUU 000000000001111		0000000011110000		0000111100000000		1111000000000000		
le clk_period	10000 ps					100	00 ps				

1.2 Mux2_16bit

In my file this entity is incorrectly named as mux2_4bit. This will be changed in later versions of the code.

```
1.2.1 Mux2_16bit Code
        LIBRARY ieee;
        USE ieee.std_logic_1164.ALL;
        ENTITY mux2_4bit_tb IS
        END mux2_4bit_tb;
        ARCHITECTURE behavior OF mux2_4bit_tb IS
                  -- Component Declaration for the Unit Under Test (UUT)
                  COMPONENT mux2_4bit
                  PORT( S: in STD LOGIC;
                              In0, In1: in STD_LOGIC_VECTOR (15 downto 0);
                              Z: out STD_LOGIC_VECTOR (15 downto 0)
                  );
                  END COMPONENT;
                  --Inputs
                  signal S: std logic:='0';
                  signal In0 : std_logic_vector(15 downto 0) := (others => '0');
                  signal In1 : std logic vector(15 downto 0) := (others => '0');
                  signal Z : std_logic_vector(15 downto 0);
```

BEGIN

```
-- Instantiate the Unit Under Test (UUT)
                  uut: mux2 4bit PORT MAP (
                               S => S,
                               ln0 \Rightarrow ln0,
                               In1 => In1,
                               Z \Rightarrow Z
                  );
                  -- Stimulus process
                  stim_proc: process
                  begin
                                  In0 <= "0000000000000000";
                                  In1 <= "11111111111111";
                                  S <= '0';
                                  wait for 100 ns;
                                  S <= '1';
                                  wait for 100 ns;
                  end process;
        END;
1.2.2 Mux2_16bit Test Bench
        LIBRARY ieee;
        USE ieee.std_logic_1164.ALL;
        ENTITY mux2 4bit tb IS
        END mux2_4bit_tb;
        ARCHITECTURE behavior OF mux2_4bit_tb IS
                   -- Component Declaration for the Unit Under Test (UUT)
                   COMPONENT mux2_4bit
                   PORT(
                              S: in STD_LOGIC;
                                In0, In1: in STD_LOGIC_VECTOR (15 downto 0);
                                Z: out STD LOGIC VECTOR (15 downto 0)
                   );
                   END COMPONENT;
                  --Inputs
                  signal S : std_logic := '0';
                  signal In0 : std_logic_vector(15 downto 0) := (others => '0');
                  signal In1 : std_logic_vector(15 downto 0) := (others => '0');
                  --Outputs
                  signal Z : std_logic_vector(15 downto 0);
        BEGIN
                  -- Instantiate the Unit Under Test (UUT)
                  uut: mux2_bit PORT MAP (
                               S => S,
                               In0 => In0,
```

1.2.3 Mux2 16bit Test Results

											865.00) ns	
Name	Value	10 ns	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns		900 ns 1,0	000
l∰ s	0												
▶ in0[15:0] in0[15:0]	0000000000000000					0000	00000000000						
▶ ■ in1[15:0]	11111111111111111	(1111	111111111111						
▶ ■ z[15:0]	00000000000000000	000000000000000000000000000000000000000	(11111111111111	(0000000000000000	(1111111111111111	000000000000000	(111111111111111	000000000000000000000000000000000000000	(111111111111111	(000000000	0000	X1111111111111 (C	00
					l								
					l								

1.3 Mux8_16bit

1.3.1 Mux8_16bit Code

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux8_16bit is
        Port (S0,S1,S2: in STD LOGIC;
               In0,In1,In2,In3,In4,In5,In6,In7: in STD_LOGIC_VECTOR (15 downto 0);
               Z: out STD_LOGIC_VECTOR (15 downto 0));
end mux8_16bit;
architecture Behavioral of mux8 16bit is
begin
        In0 after 5 ns when S2='0' and S1='0' and S0='0' else
Z <=
                 In1 after 5 ns when S2='0' and S1='0' and S0='1' else
                 In2 after 5 ns when S2='0' and S1='1' and S0='0' else
                 In3 after 5 ns when S2='0' and S1='1' and S0='1' else
                 In4 after 5 ns when S2='1' and S1='0' and S0='0' else
                 In5 after 5 ns when S2='1' and S1='0' and S0='1' else
                 In6 after 5 ns when S2='1' and S1='1' and S0='0' else
                 In7 after 5 ns when S2='1' and S1='1' and S0='1';
end Behavioral;
```

```
1.3.2 Mux8 16bit Test Bench
        LIBRARY ieee;
        USE ieee.std logic 1164.ALL;
        ENTITY mux8_16bit_tb IS
        END mux8_16bit_tb;
        ARCHITECTURE behavior OF mux8_16bit_tb IS
                 -- Component Declaration for the Unit Under Test (UUT)
                 COMPONENT mux8 16bit
                 PORT( S0,S1,S2: in STD LOGIC;
                           In0,In1,In2,In3,In4,In5,In6,In7: in STD_LOGIC_VECTOR (15 downto 0);
                           Z: out STD LOGIC VECTOR (15 downto 0));
                 END COMPONENT;
                 --Inputs
                 signal S0 : std logic := '0';
                 signal S1 : std logic := '0';
                 signal S2 : std logic := '0';
                 signal In0 : std logic vector(15 downto 0) := (others => '0');
                 signal In1 : std logic vector(15 downto 0) := (others => '0');
                 signal In2 : std logic vector(15 downto 0) := (others => '0');
                 signal In3 : std logic vector(15 downto 0) := (others => '0');
                 signal In4 : std_logic_vector(15 downto 0) := (others => '0');
                 signal In5 : std_logic_vector(15 downto 0) := (others => '0');
                 signal In6 : std logic vector(15 downto 0) := (others => '0');
                 signal In7 : std_logic_vector(15 downto 0) := (others => '0');
                 signal Z : std_logic_vector(15 downto 0) := (others => '0');
        BEGIN
                 -- Instantiate the Unit Under Test (UUT)
                 uut: mux8 16bit PORT MAP (
                          S0 => S0,
                          S1 => S1.
                          S2 => S2,
                          In0 => In0.
                          ln1 \Rightarrow ln1
                          In2 => In2,
                          ln3 => ln3
                          In4 => In4,
                          In5 => In5,
                          In6 => In6,
                          In7 => In7,
                          Z => Z
                 );
                 -- Stimulus process
                 stim proc: process
                 begin
                          In0 <= "000000000000011";
                          In1 <= "000000000001100":
                          In2 <= "000000000110000";
```

In3 <= "000000011000000";

```
In4 <= "0000001100000000";
                 In5 <= "000011000000000";
                 In6 <= "001100000000000";
                 In7 <= "1100000000000000";
                  wait for 100 ns;
                 -- 0
                 S0<='0'; S1<='0'; S2<='0';
                 wait for 100 ns;
                 -- 1
                 S0<='1'; S1<='0'; S2<='0';
                 wait for 100 ns;
                 -- 2
                 S0<= '0'; S1<='1'; S2<='0';
                 wait for 100 ns;
                 -- 3
                 S0<= '1'; S1<='1'; S2<='0';
                 wait for 100 ns;
                 -- 4
                 S0<= '0'; S1<='0'; S2<='1';
                 wait for 100 ns;
                 -- 5
                 S0<= '1'; S1<='0'; S2<='1';
                 wait for 100 ns;
                 S0<= '0'; S1<='1'; S2<='1';
                 wait for 100 ns;
                 -- 7
                 S0<='1'; S1<='1'; S2<='1';
                 wait;
        end process;
END;
```

1.3.3 Mux8_16bit Test Results

1.4 Decoder

```
1.4.1 Decoder Code
        library IEEE;
        use IEEE.STD_LOGIC_1164.ALL;
        entity decoder_3to8 is
                Port (
                        A0,A1,A2: in STD_LOGIC;
                         Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7: out STD_LOGIC );
        end decoder 3to8;
        architecture Behavioral of decoder 3to8 is
        begin
                Q0 <= ((not A2) and (not A1)
                                                  and (not A0))
                                                                   after 5 ns;
                Q1 <= ((not A2) and (not A1)
                                                  and A0)
                                                                   after 5 ns;
                Q2 \le ((not A2) \text{ and } A1 \text{ and } (not A0))
                                                          after 5 ns;
                Q3 \le ((\text{not A2}) \text{ and A1})
                                                          after 5 ns;
                                                  and (not A0))
                Q4 <= ( A2
                                  and (not A1)
                                                                  after 5 ns;
                                  and (not A1)
                Q5 <= ( A2
                                                  and A0)
                                                                   after 5 ns;
                Q6 <= ( A2
                                  and A1
                                                  and (not A0))
                                                                   after 5 ns;
                Q7 <= ( A2
                                  and A1
                                                  and A0)
                                                                   after 5 ns;
        end Behavioral;
1.4.2 Decoder Test Bench
        LIBRARY ieee:
        USE ieee.std_logic_1164.ALL;
        ENTITY decoder 3to8 tb IS
        END decoder_3to8_tb;
        ARCHITECTURE behavior OF decoder_3to8_tb IS
                   -- Component Declaration for the Unit Under Test (UUT)
                   COMPONENT decoder 3to8
                   PORT(
                                 A0,A1,A2: in STD_LOGIC;
                                 Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7: out STD LOGIC );
                   END COMPONENT;
                  --Inputs
                  signal A0 : std_logic := '0';
                  signal A1 : std logic := '0';
                  signal A2 : std logic := '0';
                --Outputs
                signal Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7: std_logic;
BEGIN
                -- Instantiate the Unit Under Test (UUT)
```

uut: decoder_3to8 PORT MAP (
A0 => A0,

```
A1 => A1,
        A2 => A2,
        Q0 => Q0,
        Q1 => Q1,
        Q2 => Q2,
        Q3 => Q3,
        Q4 => Q4,
        Q5 => Q5,
        Q6 => Q6,
        Q7 => Q7
);
-- Stimulus process
stim_proc: process
begin
        -- hold reset state for 100 ns.
        wait for 10 ns;
        -- 0
        A0<='0'; A1<='0'; A2<='0';
        wait for 100 ns;
        A0<='1'; A1<='0'; A2<='0';
        wait for 100 ns;
        -- 2
        A0<='0'; A1<='1'; A2<='0';
        wait for 100 ns;
        -- 3
        A0<='1'; A1<='1'; A2<='0';
        wait for 100 ns;
        -- 4
        A0<='0'; A1<='0'; A2<='1';
        wait for 100 ns;
        A0<='1'; A1<='0'; A2<='1';
        wait for 100 ns;
        -- 6
        A0<='0'; A1<='1'; A2<='1';
        wait for 100 ns;
        -- 7
        A0<='1'; A1<='1'; A2<='1';
        wait;
end process;
```

END;

1.4.3 Decoder Test Results



2 Register File

```
2.1 Register file Code
       library IEEE;
       use IEEE.STD_LOGIC_1164.ALL;
       entity register_file is
                Port ( src_s0, src_s1, src_s2: in STD_LOGIC;
                        des_A0, des_A1, des_A2: in STD_LOGIC;
                        CLK: in STD_LOGIC;
                        data_src: in STD_LOGIC;
                        data: in STD_LOGIC_VECTOR (15 downto 0);
                        reg0, reg1, reg2, reg3: out STD_LOGIC_VECTOR (15 downto 0)
                        reg4, reg5, reg6, reg7: out STD_LOGIC_VECTOR (15 downto 0) );
       end register_file;
       architecture Behavioral of register file is
       -- COMPONENTS
                component decoder_3to8 is
                        A0,A1,A2: in STD LOGIC;
                        Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7: out STD_LOGIC );
                end component;
                component mux2_4bit is
                        S: in STD_LOGIC;
                Port (
                        In0, In1: in STD_LOGIC_VECTOR (15 downto 0);
                        Z: out STD LOGIC VECTOR (15 downto 0));
                end component;
                component mux8_16bit is
                        S0,S1,S2: in STD_LOGIC;
                        In0,In1,In2,In3,In4,In5,In6,In7: in STD_LOGIC_VECTOR (15 downto 0);
                        Z: out STD_LOGIC_VECTOR (15 downto 0));
                end component;
```

```
component reg
                D: in STD LOGIC VECTOR (15 downto 0);
                load, CLK: in STD_LOGIC;
                 Q: out STD_LOGIC_VECTOR (15 downto 0) );
        end component;
--SIGNALS
        signal
                load r0, load r1, load r2, load r3, load r4, load r5, load r6, load r7: std logic;
                reg0_q, reg1_q, reg2_q, reg3_q, reg4_q, reg5_q, reg6_q, reg7_q,
                data_src_mux_out, src_reg : std_logic_vector(15 downto 0);
begin
--PORT MAPS
        --Registers
        reg00: reg PORT MAP(
                 D => data_src_mux_out,
                load => load r0,
                Clk => Clk,
                 Q = reg0 q);
        reg01: reg PORT MAP(
                D => data_src_mux_out,
                load => load r1,
                Clk => Clk,
                 Q \Rightarrow reg1 q);
        reg02: reg PORT MAP(
                D => data_src_mux_out,
                load => load_r2,
                 Clk => Clk,
                 Q \Rightarrow reg2_q);
        reg03: reg PORT MAP(
                D => data_src_mux_out,
                load => load_r3,
                Clk => Clk,
                 Q => reg3_q);
        reg04: reg PORT MAP(
                 D => data_src_mux_out,
                load => load r4,
                 Clk => Clk,
                 Q = reg4 q);
        reg05: reg PORT MAP(
                D => data_src_mux_out,
                load => load r5.
                Clk => Clk,
                 Q => reg5_q);
        reg06: reg PORT MAP(
                D => data_src_mux_out,
                load => load r6,
```

```
Clk => Clk,
                  Q => reg6_q );
         reg07: reg PORT MAP(
                  D => data_src_mux_out,
                  load => load_r7,
                  Clk => Clk,
                  Q = reg7_q);
         --Decoder
         decoder: decoder_3to8 PORT MAP(
                  A0 \Rightarrow des_A0,
                  A1 => des_A1,
                  A2 => des_A2,
                  Q0 \Rightarrow load r0.
                  Q1 => load_r1,
                  Q2 \Rightarrow load r2,
                  Q3 => load r3,
                  Q4 => load_r4,
                  Q5 \Rightarrow load r5.
                  Q6 \Rightarrow load r6,
                  Q7 => load r7);
         -- Multiplexers
         data src mux2 4bit: mux2 4bit PORT MAP(
                  S => data src,
                  In0 => data,
                  In1 => src_reg,
                  Z => data_src_mux_out);
         Inst_mux8_16bit: mux8_16bit PORT MAP(
                  S0 => src_s0,
                  S1 \Rightarrow src s1,
                  S2 => src_s2,
                  ln0 => reg0_q,
                  In1 => reg1_q,
                  In2 => reg2_q,
                  ln3 => reg3_q,
                  In4 => reg4_q,
                  In5 => reg5_q,
                  In6 => reg6_q,
                  ln7 => reg7 q,
                  Z \Rightarrow src_reg);
         reg0 <= reg0_q;
         reg1 <= reg1_q;
         reg2 <= reg2_q;
         reg3 <= reg3 q;
         reg4 <= reg4_q;
         reg5 <= reg5_q;
         reg6 <= reg6_q;
        reg7 <= reg7_q;
end Behavioral;
```

```
2.2 Register file Test Bench
        LIBRARY ieee;
        USE ieee.std_logic_1164.ALL;
        ENTITY register_file_tb IS
        END register_file_tb;
        ARCHITECTURE behavior OF register_file_tb IS
                   -- Component Declaration for the Unit Under Test (UUT)
                   COMPONENT register file
                   PORT(
                               src s0, src s1, src s2: IN std logic;
                               des A0, des A1, des A2: IN std logic;
                               CLK: IN std logic;
                               data src: IN std logic;
                               data: IN std logic vector(15 downto 0);
                               reg0, reg1, reg2, reg3, reg4, reg5, reg6, reg7: out STD_LOGIC_VECTOR (15
                          downto 0));
                   END COMPONENT;
                 --Inputs
                 signal src_s0: std_logic:= '0';
                 signal src_s1: std_logic:= '0';
                 signal src s2: std logic:= '0';
                 signal des_A0: std_logic:= '0';
                 signal des_A1: std_logic:= '0';
                 signal des_A2: std_logic:= '0';
                 signal CLK: std_logic:= '0';
                 signal data_src: std_logic:= '0';
                 signal data: std_logic_vector(15 downto 0):= (others => '0');
                 --Outputs
                 signal reg0, reg1, reg2, reg3, reg4, reg5, reg6, reg7: STD_LOGIC_VECTOR (15 downto 0);
                 -- Clock period definitions
                 constant CLK_period: time := 10 ns;
        BEGIN
                 -- Instantiate the Unit Under Test (UUT)
                 uut: register file PORT MAP (
                          src_s0 => src_s0,
                          src s1 => src s1,
                          src_s2 => src_s2,
                          des_A0 => des_A0,
                          des A1 => des A1,
                          des A2 => des A2,
                          CLK => CLK,
                          data_src => data_src,
                          data => data,
```

reg0 => reg0,

```
reg1 => reg1,
                reg2 => reg2,
                reg3 = reg3,
                reg4 => reg4,
                reg5 => reg5,
                reg6 => reg6,
                reg7 => reg7);
       -- Clock process definitions
       CLK_process :process
       begin
               CLK <= '0';
               wait for CLK_period/2;
               CLK <= '1';
               wait for CLK_period/2;
       end process;
-- Stimulus process
stim proc: process
begin
                -- hold reset state for 100 ns.
               wait for 10 ns;
               -- Q2(a) Loading straight into the registers
               src_S0<='0'; src_S1<='0'; src_S2<='0';
               data_src <= '0';
               data <= "0000000000000000";
               -- 0
               wait for CLK period*3;
               des_A0<='0'; des_A1<='0'; des_A2<='0';
               -- 1
               wait for CLK_period*3;
               des_A0<='1'; des_A1<='0'; des_A2<='0';
               -- 2
               wait for CLK_period*3;
               des_A0<='0'; des_A1<='1'; des_A2<='0';
               -- 3
               wait for CLK_period*3;
               des_A0<='1'; des_A1<='1'; des_A2<='0';
               -- 4
               wait for CLK_period*3;
               des A0<='0'; des A1<='0'; des A2<='1';
               -- 5
               wait for CLK_period*3;
               des_A0<='1'; des_A1<='0'; des_A2<='1';
               -- 6
```

```
wait for CLK_period*3;
                 des_A0<='0'; des_A1<='1'; des_A2<='1';
                 -- 7
                 wait for CLK period*3;
                 des_A0<='1'; des_A1<='1'; des_A2<='1';
                 -- Q2(b) Loading from one register into the others
                 wait for CLK_period*3;
                 -- setup to read value from 0
                 des_A0<='0'; des_A1<='0'; des_A2<='0';
                 data <= "11111111111111";
                 wait for CLK period*3;
                 data_src <= '1';
                 -- 1
                 wait for CLK period*3;
                 des_A0<='1'; des_A1<='0'; des_A2<='0';
                 -- 2
                 wait for CLK period*3;
                 des_A0<='0'; des_A1<='1'; des_A2<='0';
                 -- 3
                 wait for CLK period*3;
                 des_A0<='1'; des_A1<='1'; des_A2<='0';
                 -- 4
                 wait for CLK_period*3;
                 des_A0<='0'; des_A1<='0'; des_A2<='1';
                 -- 5
                 wait for CLK_period*3;
                 des_A0<='1'; des_A1<='0'; des_A2<='1';
                 wait for CLK_period*3;
                 des_A0<='0'; des_A1<='1'; des_A2<='1';
                 -- 7
                 wait for CLK period*3;
                 des_A0<='1'; des_A1<='1'; des_A2<='1';
                 wait;
        end process;
END;
```

2.2 Register file Test Results

Loading raw data "00000000000000" into the registers:



Loading saved data "11111111111111" from reg0 into the other registers:

