# Departamento de Engenharia Eletrotécnica e de Computadores Instituto Superior Técnico Universidade de Lisboa

# Hardware/Software Co-Design

(Electronic Systems of Computers)

Laboratory Guide

José T. de Sousa, Horácio Neto April 2025

#### 1. Introduction

This lab guide implements a simple HW/SW system to introduce you to the Xilinx Vitis and Vivado design tools and development boards for the labs.

This document does not dispense the reference documentation needed for this course:

- Class slides
- Tutorials and support documentation
  - Introduction to FPGA Design with HLS, Xilinx UG998
  - Vitis High-Level Synthesis, Xilinx UG1399 (Reference)
- http://www.zynqbook.com/
- The files given for Lab0


Some text may be out of date due to successive tool updates. We will fix the text as soon as possible.

Xilinx tools may sometimes be unstable. Please be patient.

# 2. Design an AXI-Lite IP using HLS


## 2.1. Create a new component in Vitis targeting your device (or board)

1. Start the Vitis program from the desktop shortcut or shell and select HLS Development/Create Component/Create Empty HLS Component.




Horácio Neto 1


2. Choose the component name and location and press Next.




- 3. In the Configuration File tab, choose Empty File, leave the default configuration file name, and press Next.
- 4. In the Source Files tab, add axil\_macc.cpp as design file, tb\_axil\_macc.cpp as testbench file; press Browse to select the top function and press Next.



5. In the Hardware tab, search for and select part xc7z010clg400-1 or xc7z020clg400-1, depending on the board you have, according to the following figure, then press Next.



6. In the settings tab, choose the settings according to the following figure and press Next.




7. In the Summary tab, review your selections and press Finish.

#### 2.2. Verify the functionality of the C-based Hardware Specification

The C simulation performs a pre-synthesis validation that the C-based hardware specification correctly defines the intended functionality.


The C testbench includes the *main()* function and other sub-functions to help verify the function. Note that the C testbench is **not** synthesized into hardware; it provides inputs to the *function to be synthesized* and checks that its results are functionally correct.

Run  $Flow \rightarrow C$  Simulation  $\rightarrow Run$  with default settings (no options selected) and check that the function synthesizing the hardware dot-product IP outputs the same result as the software checking function.



# 2.3. Synthesize the Design

Run *Flow→Synthesis →Run* 



Please check the synthesis report, specifically the performance estimates (estimated clock period and latency), the utilization estimates, and the interface summary.

Check the schedule view and understand which operations are executed in each clock cycle.

Note that the sync folder (under the hls directory) in the Explorer pane shows report, Verilog, and VHDL subfolders containing the generated report and RTL HDL files.

#### 2.4. C/RTL Co-simulation

The C/RTL co-simulation performs a post-synthesis (non-definitive) verification that the RTL design generated by HLS is functionally correct.

In the HLS/axil\_macc/Settings/hls\_config.cfg, look for the co-simulation settings and select trace\_level=all and wave\_debug.

#### Run $Flow \rightarrow C/RTL$ Cosimulation

After the C/RTL co-simulation, the RTL waveforms can be viewed in the Vivado IDE, where you should identify the simulated I/O transactions.

#### 2.5. Generate the IP component

Use *Package*→*Run to package the synthesized HW* component as a standardized IP block.

When the RTL export finishes, a new hls/impl/ip sub-folder, which includes the IP files, appears in the Explorer window.

The IP folder contains the IP design that will be imported into the HW/SW design in Vivado.

The drivers' folder includes automatically generated C driver files that can be used to access the IP, when connected to a SW/HW system.

# 3. Zynq Project in Vivado


Start the Vivado application from the desktop shortcut or command line without closing Vitis.

## 3.1. Create a New Project targeting the FPGA board


#### 3.1.1. Open Vivado



#### 3.1.2. Create a New Project




#### 3.1.3. Name the project



Note: Avoid using spaces and/or special characters in your directory path and in the filenames.

#### 3.1.4. Select project type



#### 3.1.5. Skip Add Sources and Constraints

Click Next twice to skip Add Source and Add Constraints.

#### 3.1.6. Board Selection

In the Default Part form, select Boards and then choose the board you are using: Zybo Z7-10 or Pynq-Z2 (check the version of your board).

Note: if the board is not in the board list, go to Tools/Vivado Store to install it.


Click Next, check the Project Summary and click Finish to create an empty Vivado project.

# 3.2. Use IP Integrator to create a new Block Design, with the ZYNQ processing system

#### 3.2.1. Create a Block Design


In the Flow Navigator, click Create Block Design (under IP Integrator) with the design name **design\_1**.







#### 3.2.2. Add the Processing System

IP components can be added from the catalog by clicking the Add IP icon (+) in the block diagram, or by right-clicking anywhere in the Diagram workspace and selecting Add IP. Select the Zynq7 Processing System and add it to the design.






Click on Run Block Automation with the default settings by pressing OK.




Ports are automatically added for the DDR and Fixed IO. An imported configuration for the Zynq PS system related to the Zybo board has been applied, which can be customized.




#### 3.2.3. Configure the processing block with only one UART peripheral

Double-click on the PS block to open its customization window.



Open the MIO configuration form and ensure **all the I/O are deselected except UART 1**, i.e., ENET 0, USB 0, SD 0 (I/O Peripherals), GPIO MIO (GPIO), Quad SPI Flash (Memory Interfaces), and Timer 0 (Application Processor Unit) must be deselected.



#### 3.2.4. PS-PL Configuration

On the PS-PL Configuration window, keep the M AXI GP0 interface (AXI Non Secure Enablement → GP Master AXI interface) and the FCLK\_RESET0\_N option (General → Enable Clock Resets) selected.




Figure 1: PS-PL Configuration.


#### 3.2.5. Clock Configuration

On the Clock Configuration window → PL Fabric Clocks, keep the clock configuration with the FCLK\_CLK0 clock enabled, and select a requested frequency of 100 MHz.

**Do not change the Input Frequency**, which is 50 MHz on the Pynq board and 33.(3) MHz on the Zybo-Z7-10 boards.


#### 3.2.6. Finalize the PS Configuration

Apply the customization and note that the Zynq PS block includes the GP0, clock, and reset ports:



#### 3.3. Specify IP Repository


Add your IP repository folder to the IP repository list in the *Project Settings*.



# 3.4. Add your IP to the Zynq design


#### 3.4.1. Add New AXI-Lite IP

Click the Add IP icon, search for your new IP and add it to the design.




#### **3.4.2.** Connect the blocks

Complete the design by automatically connecting the PS and PL blocks: run *Connection Automation* (and select /axil\_macc\_0/s\_axi\_BUS1) to automatically make the required connections:



Note that two additional blocks, Processor System Reset and AXI Interconnect, have been automatically added to the design.




Regenerate the layout C.

Validate the design <sup>™</sup>.

Note: if a warning message appears on "PCW\_UIPARAM\_DDR\_DQS\_TO\_CLK\_DELAY\_0 has negative value", you may ignore it.

Check the Address Editor tab and check which address region has been assigned to the axil\_macc\_0 s\_axi\_BUS\_A Registers.

Note: *Do not change* the mapping addresses generated by Vivado.




#### 3.5. System Hardware Generation

#### 3.5.1. Generate Block Design

Click on Generate Block Design (on the Flow Navigator) to generate the Implementation, Simulation


and Synthesis files for the design.






#### 3.5.2. Create HDL Wrapper

In the Sources panel, right-click on *design\_1.bd* and select Create HDL Wrapper to generate the top-level VHDL model. Leave the "*Let Vivado manager wrapper and auto-update*" option selected.



The *design\_1\_wrapper.vhd* file is created, added to the project, and set as the top module in the design. (Double-click on the file name to see the content in the Auxiliary pane.)





#### 3.5.3. Design Implementation

Synthesize the design (*Run Synthesis*), implement it (*Run Implementation*), and generate the bitstream (*Generate Bitstream*).

The hardware system has been generated and can now be exported to the Vitis IDE to develop the embedded software and verify the application on the development board.

After implementation, you may check the Vivado reports, namely the *Utilization Report* and the *Timing Summary Report*.






#### 3.5.4. Export Hardware to the Vitis Software Platform

In Vivado, click  $File \rightarrow Export \rightarrow Export Hardware$ .


This design has hardware in the Programmable Logic (PL), therefore, you must include the bitstream to be generated and included. Make sure that the export path corresponds to your project folder.




# 4. Software Application

Now return to the Vitis application you left open before.

Click Embedded Development → Create Platform Component to create a new platform
project from the Xilinx Shell Archive (XSA) previously created in Vivado. Enter the platform
component name and choose a suitable location. Click Next.



2. Browse to the hardware specification file (design\_1\_wrapper.xsa) and select it. Click Next.



3. The *Software Specification* fields (Operating system and Processor) are updated to *standalone* and *ps7\_cortexa9\_0*, respectively. Click Next, review the settings in the next screen and click Finish.

4. Build the platform project by clicking Flow/Build.

After the project builds, you can now start developing your software application.

#### 4.1. Create your C Project

In this example, you will use a previously coded C program "dotprod\_v0.c" that multiplies two vectors (software-only).

- Create a new C project by clicking File → New Component → Application Project. Choose a
  name and a suitable location for your software component, and click Next. Target the existing
  hardware platform you have previously created, and click Next. Leave the default Domain, click
  Next. Review and click Finish. The C project will be created and shown in the Vitis Project
  Components window.
- 2. Now you can import C source files, using the C code provided as in this example. To import a new C source file, select the *src* folder in the Components view, right-click, and select *Import-* >*Files...* Browse and import file *dotprod\_v0.c.*

You can set the GCC compiler settings, including the optimization level, by selecting Settings (below your application) and clicking the *UserConfig.cmake* item. For now, leave them as default, namely the Optimization Level set to None (-00).

You can also view the Linker Script by double-clicking on *Sources/src/lscript.ld*. Here you can define where your code's data and instruction sections will be stored. Place all the sections of your program on the OCM and leave the heap and stack sizes as 1K and 10K bytes, respectively.

Note: if you use the printf() function extensively, you may need to increase the heap size (e.g., to heap size = 10kB)

3. *Build* the project to generate *the* executable file. The linker combines the compiled applications, including libraries and drivers, and produces an executable file, in Executable Linked Format (ELF), that is ready to execute on your processor hardware platform.

Opening the *.elf* (see Components/Output), you can see the instructions generated for your C code, including their instruction memory addresses. At the top, you can view a list of the sizes and starting addresses of the various sections of the program, where *size* indicates the size of each section and *LMA* is the Loadable Memory Address (start address for each section). Note that, in this case, all sections reside in the OCM memory space (starting with base address 0x00000000).

Sect	tions:					
Idx	Name	Size	VMA	LMA	File off	Algn
0	.text	00008390	00000000	00000000	00010000	2**6
		CONTENTS,	ALLOC, LOA	AD, READONI	LY, CODE	
1	.init	0000000c	00008390	00008390	00018390	2**2
		CONTENTS,	ALLOC, LOA	AD, READONI	LY, CODE	
2	.fini	0000000c	0000839c	0000839c	0001839c	2**2
		CONTENTS,	ALLOC, LOA	AD, READONI	LY, CODE	
3	.rodata	000003f3	000083a8	000083a8	000183a8	2**3
		CONTENTS,	ALLOC, LOA	AD, READONI	LY, DATA	
4	.data	000009ec	000087a0	000087a0	000187a0	2**3
		CONTENTS,	ALLOC, LOA	AD, DATA		
5	.eh_frame	00000004	0000918c	0000918c	0001918c	2**2
	_	CONTENTS,	ALLOC, LOA	AD, READONI	LY, DATA	
6	.mmu tbl	00004000	0000c000	0000c000	0001c000	2**0
	_	CONTENTS,	ALLOC, LOA	AD, READONI	LY, DATA	
7	.ARM.exidx	80000008	00010000	00010000	00020000	2**2
		CONTENTS,	ALLOC, LOA	AD, READONI	LY, DATA	
8	.init_array	00000004	00010008	00010008	00020008	2**2
		CONTENTS,	ALLOC, LOA	AD, DATA		
9	.fini_array	00000004	0001000c	0001000c	0002000c	2**2
	_ ,	CONTENTS,	ALLOC, LOA	AD, DATA		
10	.ARM.attribute	es 0000003	0001001	0001001	0002001	2**0
		CONTENTS,	READONLY			
11	.bss	000000bc	00010010	00010010	00020010	2**2
		ALLOC				
12	.heap	00000404	000100cc	000100cc	00020010	2**0
	•	ALLOC				
13	.stack	00004000	000104d0	000104d0	00020010	2**0
		ALLOC				
14	.comment	00000012	00000000	00000000	00020043	2**0
		CONTENTS,	READONLY			
15	.debug_info	000026f4	00000000	00000000	00020055	2**0
		CONTENTS,	READONLY,	DEBUGGING		
16	.debug_abbrev	0000109c	00000000	00000000	00022749	2**0
		CONTENTS,	READONLY,	DEBUGGING		
17	.debug_arange:	s 000002c0	00000000	00000000	000237e8	2**3
		CONTENTS,	READONLY,	DEBUGGING		
18	.debug_macro	00001a1f	00000000	00000000	00023aa8	2**0
		CONTENTS,	READONLY,	DEBUGGING		
19	.debug_line	00001d37	00000000	00000000	000254c7	2**0
		CONTENTS,	READONLY,	DEBUGGING		
20	.debug_str	00007506	00000000	00000000	000271fe	2**0
		CONTENTS,	READONLY,	DEBUGGING		
21	.debug_frame	00000444	00000000	00000000	0002e704	2**2
		CONTENTS,	READONLY,	DEBUGGING		
22	.debug_loc	00000991	00000000	00000000	0002eb48	2**0
		CONTENTS,	READONLY,	DEBUGGING		
23	.debug_ranges	00000150	00000000	00000000	0002f4d9	2**0
		CONTENTS,	READONLY,	DEBUGGING		

```
void SW_dot_product()
           e92d4800
    6c0:
                        push
                                \{fp, lr\}
                        add fp, sp, #4
    6c4:
           e28db004
           e24dd008
    6c8:
                        sub sp, sp, #8
   int i;
   for (vdotp1=0, i=0; i<VEC_SIZE; i++) {
           e300307c
                                            ; 0x7c
                               r3, #124
                        movw
    6d0:
           e3403001
                        movt
                                r3, #1
    6d4:
           e3a02000
                        mov r2, #0
    6d8:
           e5832000
                        str r2, [r3]
           e3a03000
                        mov r3, #0
    6e0:
           e50b3008
                        str r3, [fp, #-8]
    6e4:
           ea000012
                           734 <SW_dot_product+0x74>
       vdotp1 += v1[i]*v2[i];
           e300302c
    6e8:
                                r3, #44; 0x2c
                        movw
           e3403001
                                r3, #1
    6ec:
                        movt
           e51b2008
    6f0:
                        ldr r2, [fp, #-8]
    6f4:
           e7932102
                        ldr r2, [r3, r2, lsl #2]
    6f8:
           e3003054
                        movw
                                r3, #84 ; 0x54
           e3403001
    6fc:
                        movt
                                r3, #1
    700:
           e51b1008
                        ldr r1, [fp, #-8]
           e7933101
                        ldr r3, [r3, r1, lsl #2]
    708:
           e0020293
                        mul r2, r3, r2
                                            ; 0x7c
    70c:
           e300307c
                        movw
                                r3, #124
           e3403001
    710:
                        movt
                                r3, #1
                        ldr r3, [r3]
           e5933000
    714:
    718:
           e0822003
                        add r2, r2, r3
           e300307c
                        movw
                                r3, #124
    71c:
                                            ; 0x7c
           e3403001
    720:
                        movt
                                r3, #1
    724:
           e5832000
                        str r2, [r3]
   for (vdotp1=0, i=0; i<VEC_SIZE; i++) {
    728:
           e51b3008
                        ldr r3, [fp, #-8]
           e2833001
                        add r3, r3, #1
    730:
           e50b3008
                        str r3, [fp, #-8]
                        ldr r3, [fp, #-8]
    734:
           e51b3008
    738:
           e3530009
                        cmp r3, #9
           daffffe9
                        ble 6e8 <SW_dot_product+0x28>
    73c:
   printf("
              sw dot product: %d\n", vdotp1);
                                            ; 0x7c
    740:
           e300307c
                        movw
                              r3, #124
    744:
           e3403001
                        movt
                                r3, #1
    748:
           e5933000
                        ldr r3, [r3]
                        mov r1, r3
    74c:
           e1a01003
    750:
           e30803b0
                                r0, #33712 ; 0x83b0
                        movw
           e3400000
    754:
                        movt
                                r0, #0
    758:
           fa0000h8
                        blx a40 <printf>
    75c:
           e320f000
                        nop {0}
           e24bd004
                        sub sp, fp, #4
    764:
           e8bd8800
                        pop {fp, pc}
```

You can check the size occupied by your program by opening the file *dotprod0.elf.size*. In this example it occupies about 70 kB.

```
text data bss dec hex filename
51111 2548 17600 71259 1165b dotprod 0.elf
```

Note: your program must fit in with the memory you select to store it in!

Also, you must avoid trying to store multiple programs and/or data in the same memory zones.

All the memory management is done by the designer, you!

# 5. Verify the Design in Hardware

#### 5.1. Connect the board and establish serial communication from Vitis's Terminal

Connect and power up the FPGA board. You will use one cable to connect to the PROG/UART port of the board.

Warning: Do not press hard when connecting the cable, as the board connector is fragile.

Open a terminal with

#### $Vitis \rightarrow Serial Monitor Terminal.$

Select the serial port and baud rate. After clicking *Run*, the application will execute, and you will see the *stdout* output in the Terminal console created before.

Note that this *dotprod\_0* application is software-only (only the processor system is used).

#### 5.2. Debug your software using the Application Debugger

To execute the program in debugging mode, select *Debug instead of Run*. The application will start and stop in the program's first instruction, and the IDE automatically changes to Debug view (you can change between Design and Debug view using the top-right buttons).


Breakpoints can be set/unset by double-clicking on the blue bar on the left of the program window.

The top taskbar's resume and step control buttons can control the program flow.

The program variables and memory zones can be monitored on the right-side windows.

# 6. Memory Initialization from a Binary File

You can debug your applications by initializing part of your system's memory using data from a binary file in your computer. This basic procedure will be used in your future projects to demonstrate your designs. Edit the file ps7\_init.tcl as in the figure, where images.bin is the binary file, the first number is the memory address, and the last number is the file size.



You must select the memory address zone so that it corresponds to a valid data memory zone in your system and is free to store your data. Choose a free memory zone in your system to store your data. This zone must be adequate for the required storage and not interfere with the memory zones used for other storage, namely for the program code and data. **Remember that you do the memory management.** 

In the figure example, the base address selected, 0x10000000, defines a memory area to be used in the external memory (DDR).

Then and for example, you can set the base address for your vector's storage in your C program, and use it to set constant pointers to address the vectors:

```
#define VEC1_START_ADD 0x10000000
#define VEC2_START_ADD (VEC1_START_ADD+4*VEC_SIZE)
int *v1 = (int *) (VEC1_START_ADD);
int *v2 = (int *) (VEC2_START_ADD);
```

# 7. Measure the execution time of your application

You can use the time-specific function *XTime\_GetTime (XTime \*xtime)* (available in the standalone BSP) to evaluate the execution time of your application. This function provides direct access to the 64-bit Global Counter in the PMU. This global timer (GT) is a 64-bit incrementing counter with an auto-incrementing feature accessible to both Cortex-A9 processors. The global timer is consistently clocked at 1/2 of the CPU frequency (the counter increments every two processor cycles). The predefined value COUNTS\_PER\_SECOND directly indicates the GC clock frequency (number of counts per second).

```
1.0*(tEnd - tStart) * 1000000/(COUNTS_PER_SECOND));
return 0;
}
```

Note: when measuring the performance of (parts of) your application, be careful not to measure the time of the printfs!