

The HD74LS49 features active-high outputs for driving lamp buffer. This circuit incorporates a direct blanking input. Segment identification and resultant displays are shown below. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions. It contains an overriding blanking input (BI) which can be used to control the lamp intensity by pulsing or to inhibit the output. Inputs and outputs are entirely compatible for use with TTL or DTL logic outputs.

■BLOCK DIAGRAM



PIN ARRANGEMENT



MADSOLUTE MAXIMUM RATINGS

Item	Symbol	Ratings	Unit	
Supply voltage	Vcc	7.0	V	
Input voltage	Vis	7.0	V	
Output current (off state)	Io(nff)	1	mΑ	
Operating temperature range	T.pr	- 20 ~ + 75	°C	
Storage temperature range	Teta	65 + 150	T	

INFUNCTION TABLE

Decimal or Function			Inputs			Outputs						Note	
	D	C	В	A	ВІ	а	ь	с	d	e	f	g	Note
0	L	L	L	L	Н	Н	Н	Н	H	Н	Н	L	
1	L	L	L	Н	Н	L	Н	Н	L	L	L	L	
2	L	L	Н	L	Н	Н	Н	L	Н	н	L	Н	
3	I.	L	Н	Н	Н	Н	. н	Н	Н	L	L	Н	
4	L	Н	L.	L	Н	L	Н	Н	L	L	Н	Н	
5	L	Н	L.	Н	Н	Н	L	H	Н	L	Н	Н	
6	L.	Н	Н	L	Н	L	L	H	Н	Н	Н	Н	
7	L	Н	Н	Н	Н	Н	Н	Н	L	L	L	L	
8	Н	L	L	L	Н	Н	H	Н	H	Н	H	Н	1
9	Н	L	L	Н	Н	Н	Н	Н	L	L	Н	Н	
10	н	L	Н	L	Н	L	L	L	Н	H	L	H	
11	Н	L	Н	Н	н	L	L	Н	H	L	L	Н	
12	Н	Н	L	L	Н	L	Н	L	L	L	H	Н	
13	Н	Н	L	Н	н	Н	L	L	Н	L	Н	H	
14	Н	н	н	L	Н	L	L	L	Н	Н	Н	Н	
15	Н	H	Н	н	Н	L	L	L	L	L	L	L	
RI		†×	×	×	L	L	L	L	L	L	L	L	2

H; high level, L; low level, X; irrelevant

Notes: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired.

When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any other input.



ELECTRICAL CHARACTERISTICS ($Ta = -20 \sim +75^{\circ}C$)

Item	Symbol	Test Conditions		min	typ*	max	Unit
-	VIH			2.0	_	-	V
Input voltage	VIL					0.8	V
Output current	Іон	$V_{CC} = 4.75 \text{V}, V_{IH} = 2 \text{V}, V_{IL} = 0.8 \text{V}, V_{IL} = 0.8 \text{V}$	_	_	250	μΑ	
Output voltage	<u> </u>	$V_{CC} = 4.75 \text{V}, V_{IH} = 2 \text{V}, V_{IL} = 0.8 \text{V}$	Io1. = 4mA	Ī —	_	0.4	v
	Vol		IoL = 8m A	T		0.5	V
	Iн	$V_{CC} = 5.25 \text{V}, V_I = 2.7 \text{V}$		T -	_	20	μA
Input current	Īt L	$V_{CC} = 5.25 \text{V}, V_I = 0.4 \text{V}$	T -	_	-0.4	mA	
	Īı	$V_{CC} = 5.25 \text{V}, V_I = 7 \text{V}$		Ī -		0.1	mА
Supply current **	Icc	Vcc=5.25V		8	15	mА	
Input clamp voltage	Vik	$V_{CC} = 4.75 \text{V}, I_{IN} = -18 \text{mA}$				-1.5	ν


^{*} VCC=5V, Ta=25°C

ESWITCHING CHARACTERISTICS ($V_{CC} = 5V$, $T_a = 25^{\circ}C$)


Item	Symbol	Input	Test Conditions	min	typ	max	Unit
Propagation delay time	tru.		C = 15 F P = 91-0			100	ns
	tpl.H	1 A	$C_L = 15 \text{pF}, R_L = 2 \text{k}\Omega$	_	-	100	
	tphl		C -15 F P -610	1 -	-	100	ns
	tPLR	BI	$C_L = 15 \text{pF}, R_L = 6 \text{k}\Omega$	-	-	100	

TESTING METHOD

1) Test Circuit



Waveform



2) Testing Table

Item			Inputs			Outputs						
	BI	D	С	В	A	a	b	С	d	e	f	g
	4.5V	GND	GND	GND	IN	OUT			OUT	OUT	OUT	_
tP1.H	4.5V	GND	GND	4.5V	IN	_	-	OUT	_	OUT	-	_
tPHL	4.5V	GND	4.5V	4.5V	IN	OUT	OUT		OUT	OUT	OUT	OUT
	IN	GND	GND	GND	GND	OUT	OUT	OUT	OUT	OUT	OUT	_

^{**} I_{CC} is measured with all outputs open and all inputs at 4.5 V.

Unit: mm




Weight (reference value)

0.23 g

*Dimension including the plating thickness
Base material dimension

Unit: mm



*Pd plating

JEDEC Conforms

EIAJ Conforms

Weight (reference value) 0.13 g