
Modulation OUT
to S/GEN MOD IN
±5V MAX
Trigger OUT
to S/GEN TRIG IN
±10V MAX
Sync IN
from S/GEN
TTL/CMOS
J3
J4
J5
GND
To / From PZT
J8
Switch
PZT_IO
PZT_Receiver
Excitation
Frequency IN
J7
Control
EXT-TXD
EXT-TRIG-OUT
EXT-BURST-SYNC
MODE
PB_USER1
PB_USER2
RX_BIT
EXT-DATA-IN
EXT-DATA-OUT
TX_WINDOW_ACTIVE
RX_WINDOW_ACTIVE
PZT_DAMP_EN
RST_INT
SCK
MOSI
LCD_CS
LCD_RST
D/C
SW1
SW_Push
SW2
SW3
NT1
J1
Isolation_Control
ISO_TX_GATE_CNTRL
ISO_TX_MID_COMMON
ISO_RX_GATE_CNTRL
ISO_RX_MID_COMMON
TX_CLAMP_EN
TX_50Ω
RX_SIGNAL
RX_SIGNAL
RX_BIT
RST_INT
TP1
+5.0V
J6
TP3
Power
J2
9V_INPUT
9V_RETURN
Updates
Docs & code: see QR on PCB
Research / Prototype - Not for production
Joe Purvis
Topsheet
University of Glasgow - James Watt School of Engineering
Sheet: /
File: SmartSwitch.kicad_sch
Title: Solid State Smart Switch
Size: A4
Date: ${DATE}
Rev: X2
KiCad E.D.A. 9.0.4
Id: 1/10