

## SIC

(1)

- SIC & SIC/XE Architecture
- Addressing modes
- SIC & SIC/XE Instruction set
- Assembler Directives & Programming

$$\frac{11 \times 100}{205} = 259$$

## SIC

- It a hypothetical computer (Model, Abstraction / simulator)
- Introduced in Beck textbook.
- Include few features found on real m/c.
- Avoid unusual / irrelevant complexities.
- Abstract complex behaviors in real s/m.

} SIC provides a simplified view of s/m hardware from perspective of s/m programmer

SIC has 2 versions

- ↳ Standard version
  - ↳ Extended version (SIC/XE)
- (Extra equipment, Extra expensive)

## SIC M/c Architecture

### I) Memory

- Consist of 8 bit bytes
- 15 bit address
- 3 consecutive bytes (24bits) form word
- Total  $32768$  ( $2^{15}$ ) bytes in m/c

### II) Registers

- Five Registers, each 24 bit in length
- Both Numeric & Character representation & representing registers



<u>Mnemonic</u>	<u>Number</u>	<u>Special use</u>
A	0	Accumulator (4 calculation)
X	1	Index register (4 address)
L	2	Linkage register (Subroutine linkage)
PC	8	Program Counter (store address of next inst <sup>n</sup> )
SW	9	status word. (store carry or overflow flag).

Accumulator(0) → Arithmetic operations

X(1) → Store and calculate address (offset)

Index Register

L(2) → used to jump to specific memory address & store return address

Linkage register

PC(8) → store address of next inst<sup>n</sup> to execute.

Program Counter


SW(9) → Carry or overflow flag are stored.

Status word

## DATA FORMATS

- ▶ Integers stored as 24-bit binary number.
- ▶ Negative number — 2's complement representation
- ▶ Character — 8 bit ASCII codes.
- ▶ No floating point supported in standard version

## Inst<sup>n</sup> Format



↓  
indicate  
Indexed address mode

Addressing modes

↓  
The way in which  
operands are  
specified in an  
Inst<sup>n</sup>.




## Addressing Modes

(2)

- 2 addressing modes
- Indicated by X bit in the inst<sup>n</sup>.

Mode	Indication	Target address calculation
Direct	X=0	TA = address
Indexed	X=1	TA = address + (X)



Input & Output → Perform by transferring 1 byte at a time to or from rightmost 8 bits of register A  
Each device is assigned a unique 8 bit code as operand of I/O instructions

## ASSEMBLER DIRECTIVES

- Instruct Assembler to perform certain action during assembly of pgm
- Not translated into m/c inst<sup>n</sup> instead provide inst<sup>n</sup> to assembler itself.
- Examples

- START

Specify name and starting address of pgm

E.g. COPY START 1000

- END

Indicate the end of source pgm and optionally specify the 1st executable inst<sup>n</sup> in the pgm.

E.g. END FIRST

- BYTE

Generate character or hexadecimal constant occupying as many bytes needed

E.g. EOF BYTE C^EOF // character  
INPUT BYTE X 'F1' // hexadecimal constant

- WORD

Generate one word integer constant

E.g. THREE WORD 3

- RESB

Reserve number of bytes for data area

E.g. BUFFER RESB 4096 // Reserve 4096 bytes

- RESW

Reserve indicated number of words for a data area

E.g. RETA RESW 1 // Reserve 1 word



# SIC PROGRAMMING

(3)

## DATA MOVEMENT OPERATION

LDA FIVE // Load constant 5 into Register A  
STA ALPHA // store in ALPHA  
LDCH CHARZ // Load character 'Z' into register A  
STCH C1 // store in character variable C1

⋮

ALPHA RESW 1      one word variable  
FIVE WORD 5      one word constant  
CHARZ BYTE C'Z'      ONE-BYTE CONSTANT  
C1 RESB 1      ONE-BYTE VARIABLE

## SAMPLE ARITHMETIC OPERATION FOR SIC

LDA ALPHA // LOAD ALPHA INTO REGISTER A  
ADD INCR // ADD THE VALUE OF INCR  
SUB ONE // SUBTRACT 1  
STA BETA // STORE IN BETA  
LDA GAMMA // LOAD GAMMA INTO REGISTER A  
ADD INCR // ADD VALUE OF INCR  
SUB ONE // SUBTRACT 1  
STA DELTA // STORE IN DELTA

⋮

ONE WORD 1 // ONE WORD - CONSTANT  
ONE WORD VARIABLE

ALPHA RESW 1  
BETA RESW 1  
GAMMA RESW 1  
DELTA RESW 1      INCR RESW 1

## SAMPLE LOOPING & INDEXIN OPERATION IN SIC

```

LDX ZERO // INITIALIZE INDEX REGISTER TO 0
MOVECH LDH STR1, X // LOAD CHARACTER FROM STR1 INTO REG A
STCH STR2, X // STORE CHARACTER INTO STR2
TIX ELEVEN // ADD 1 TO INDEX, COMPARE RESULT TO 11
JLT MOVECH // LOOP IF INDEX IS LESS THAN 11

```

⋮

```

STR1 BYTE C' TEST STRING' // 11 BYTE STRING CONSTANT
STR2 RESB 11 // 11 Byte variable
// ONE WORD CONSTANTS

```

```

ZERO WORD 0
ELEVEN WORD 11

```

### Sample Indexing & looping Inst<sup>n</sup>

```

ADDLP LDX INDEX
      LDA ALPHA
      ADD BETA
      STA GAMMA
      ⋮
      COMP K300
      JLT ADDLP

```

```

INDEX RESW 1
ALPHA RESW 1
BETA " "
GAMMA " "
K300 WORD 300

```

### Sample Input & output oper<sup>n</sup>

```

INLOOP TD INDEV // TEST INPUT DEVICE
      JEQ INLOOP // Loop until device ready
      RD INDEV // Read 1 byte into register A
      STCH DATA
      ⋮

```

```

OUTLP TD OUTDEV // Test output device
      JEQ OUTLP // Loop until device ready
      LDH DATA // Load data into reg A
      WD OUTDEV // Write one byte to output device
      ⋮

```

```

INDEV BYTE X'f1' // Input device number

```

```

OUTDEV BYTE X'05' // Output device no

```

```

DATA RESB 1 // One byte variable

```