# Schedulability Analysis of Herschel/Planck Software using UPPAAL Terma Case Study

Marius Mikučionis, Kim G. Larsen, Jacob I. Rasmussen, Arne Skou, Brian Nielsen, Steen Palm, Jan Pedersen, Poul Hougaard

Department of Computer Science Aalborg University

Terma A/S 2730 Herlev, Denmark

October 20, 2010




#### Outline

- Satelite Mission and the Software Subsystem
- Model-Checking Approach
  - Task Template
  - From Task Description to Operation Flow
- Results
  - WCRT and Blocking Times
  - Verification Scalability and CPU Utilization Precision
  - Gantt Chart of the First Cycle
- Conclusions and Future Work

#### Herschel-Planck Scientific Mission at ESA





Subsystem: software for Attitude and Orbit Control System ensures that satellite points to the right direction and is in the correct orbit.



#### Satellite Architecture

ASW	Application software performs attitude and orbit control, handles tele-commands, fault detection isolation and recovery.
BSW	Basic software is responsible for low level communication and scheduling periodic events.
RTEMS	Real-time operating system, fixed priority preemptive scheduler.
Hardware	Single processor, a few communication buses, sensors and actuators.


#### Resource Usage by Tasks in Herschel Events

Task \ Resource	lcb_R	Sgm_R	PmReq_R	Other_R
MainCycle		Υ		
PrimaryFunctions	Y	Y	Y	
RCSControl				Y
Obt_P	Y			
StsMon_P	Υ			
Sgm_P		Υ		
Cmd_P	Υ			
SecondaryFunc1		Υ	Υ	Υ
SecondaryFunc2	Y			Y

- Tasks are ordered by priority: highest priority first.
- ASW tasks are in **bold**, use priority **ceiling** protocol.
- BSW tasks are in plain, use priority inheritance protocol.



## Work Flow of Classical Response Time Analysis




- Tasks are schedulable if WCRT<sub>task</sub> ≤ Deadline<sub>task</sub>
- CPU requirements: < 45% (Herschel), < 50% (Planck).</li>
- Analysis is split into 0-20ms and 20-250ms windows.
- Result: PrimaryF task may still exceed its deadline.
- Response time analysis is too conservative.



## Schedulability Analysis using UPPAAL

E<> error



 Model the tasks with concrete resource usage patterns, then query the model:

```
sup: WCRT[0], WCRT[1], ... WCRT[33]
sup: Blocked[0], Blocked[1], ... Blocked[33]
sup: usedTime, idleTime, globalTime
```


(schedulable?)


## Model-Checking Techniques Involved

- Task templates using:
  - Timed automata with clocks to express time constraints.
  - Stop-watches to track task progress.
  - Functions to implement resource sharing protocols.
  - Data structures to specify task flows.
- Symbolic exploration of entire model state space.
- Verification memory reduction via sweep-line method.
- Schedule simulation and visualization with Gantt chart.


[all of the above are implemented in UPPAAL]

#### Task Template Parameters





optype\_t ::= END | COMPUTE | LOCK | UNLOCK | SUSPEND resid\_t ::= Icb\_R | Sgm\_R | PmReq\_R | Other\_R  $time_t := int[0, 10000000]$ 



```
/** Check if the resource is available: */
 1
     bool avail (resid_t res) { return (owner[res]==0); }
     void lockCeil(resid_t res, taskid_t task) {/** priority ceiling */
         owner[res] = task; // mark resource occupied by the task
         cprio[task] = ceiling[res]; // assume priority of resource
 6
     void unlockCeil(resid_t res, taskid_t task){/** priority ceiling */
 7
         owner[res] = 0; // mark the resource as released
         cprio[task] = def prio(task); // return to default priority
 9
10
11
     void lockInh(resid_t res, taskid_t task) {/** priority inheritance */
         owner[res] = task; // mark the resource as occupied by the task
12
13
     void unlockInh(resid_t res, taskid_t task) {/** priority inheritance */
14
         owner[res] = 0; // mark the resource as released
15
         cprio[task] = def_prio(task); // return to default priority
16
17
     /** Boost the priority of resource owner based on priority inheritance: */
18
     void boostPrio(resid_t res, taskid_t task) {
19
         if (cprio[owner[res]] <= def prio(task)) {</pre>
20
             cprio[owner[res]] = def_prio(task)+1;
21
             sort(taskqueue);
22
23
24
```

From Task Description to Operation Flow

## Primary Functions Timing Description

Each activity is described by CPU time / BSW service time followed by resource usage pattern:

Primary Functions
- Data processing 20577/2521

lcb\_R(LNS: 2, LCS: 1200, LC: 1600, MaxLC: 800)

- Guidance 3440/0

- Attitude determination 3751/1777

Sgm\_R(LNS: 5, LCS: 121, LC: 1218, MaxLC: 236)

- PerformExtraChecks 42/0

- SCM controller 3479/2096

PmReq\_R(LNS: 4, LCS: 1650, LC: 3300, MaxLC: 3300)

- Command RWL 2752/85

- LNS total number of times the CPU has been released
- LCS total time the CPU has been released
- LC total time the CPU has been locked
- MaxLC the longest time the CPU has been locked



## Primary Functions Flow in UPPAAL

```
const ASWFlow_t PF_f = { // Primary Functions:
       { LOCK, Icb_R, 0 }, // 0) ---- Data processing
 2
       { COMPUTE, CPU_R, 1600-1200 }, // 1) computing with Icb_R
       { SUSPEND, CPU_R, 1200 }, // 2) suspended with lcb_R
       { UNLOCK, lcb_R, 0 }, // 3)
       { COMPUTE, CPU_R, 20577-(1600-1200) }, // 4) computing w/o lcb_R
6
       { COMPUTE, CPU R, 3440 }, // 5) ---- Guidance
7
       { LOCK, Sgm_R, 0 }, // 6) ---- Attitude determination
       { COMPUTE, CPU R, 1218-121 }, // 7) computing with Sqm R
       { SUSPEND, CPU_R, 121 }, // 8) suspended with Sgm_R
10
       { UNLOCK, Sgm_R, 0 }, // 9)
11
       { COMPUTE, CPU R, 3751-(1218-121) }, //10) computing w/o Sqm R
12
       { COMPUTE, CPU_R, 42 }, //11) ---- Perform extra checks
13
       { LOCK, PmReq_R,0 }, // 12) ---- SCM controller
14
       { COMPUTE, CPU R, 3300-1650 }, //13) computing with PmReg R
15
       { SUSPEND, CPU_R, 1650 }, //14) suspended with PmReq_R
16
       { UNLOCK, PmReq R, 0 }, //15)
17
       { COMPUTE, CPU_R, 3479-(3300-1650) },//16) comp. w/o PmReq_R
18
       { COMPUTE, CPU R, 2752 }, //17) ---- Command RWL
19
       { END, CPU R, 0 } //18) finished
20
    };
21
```

Satelite Mission and the Software Subsystem	Model-Checking Approach	Results ●○○
WCRT and Blocking Times		

Period

10.000

250,000

125.000

250.000

250,000

15.625

20.000

39.000

15.625

250,000

125.000

250,000

250.000

250.000

250,000

125.000

250.000

250,000

250,000

250 000

250 000

250.000

250.000

250,000

250,000

250.000

250,000

250.000

250.000

250.000

250,000

1000.000

ID

1

3

4

5

6

7

8

9

10

11

12

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

Task

RTEMS RTC

Hk SamplerIsr

Rt1553 Isr

Bc1553 Isr

Spw Isr

Obdh Isr

RtSdb P 1

RtSdb P 2

RtSdb P 3

**EdirEvents** 

MainCvcle

Acb P

Obt P

Hk P

IoCyc P

PrimarvF

StsMon P

TmGen P

TcRouter P

NominalEvents 2

SecondaryF 1

SecondaryF 2

Sqm P

Cmd P

Bkgnd P

**RCSControlF** 

NominalEvents 1

HkSampler P 2

HkSampler P 1

SwCvc CvcStartIsr

SwCyc CycEndIsr

AswSync SyncPulseIsr

Specification

WCET

0.013

0.070

0.070

0.200

0.100

0.070

0.070

0.070

0.070

0.150

0.400

0.170

5.000

0.720

0.400

0.500

6.000

6.000

3.000

4.070

1.100

2.750

3.300

4.860

4.020

0.500

14.000

1.780

20.960

39.690

0.200

34.050

Deadline

1.000

1.000

1.000

1.000

1.000

1.000

1.000

2.000

2.000

15.625

15.625

15.625

230.220

230.220

230.220

62.500

62.500

50.000

50.000

59.600

239 600

100.000

250,000

125.000

250,000

250.000

250.000

250,000

230.220

189,600

230.220

250.000

Terma

0.035

0.035

0.035

0.035

0.035

0.035

0.035

0.035

0.035

3.650

3.650

3.650

0.720

0.720

0.720

3.650

3.650

3.650

3.650

5 770

9.630

1.035

4.260

1.040

1 035

26.110

12.480

27.650

48.450

0.000

16.070

12 120

•00	
Blocking	times

0

0

0

n

0

0

n

n

0

0

0

0

0

0

0

0

0

0

0

n

0

n

0

0

n

0

0

n

0.966

0.822

1.262

UPPAAL

0.035

0.035

0.035

0.035

3.650

3.650

3.650

0.720

0.720

0.720

3.650

3.650

3.650

3.650

4.804

9.630

1.035

15.248

4.260

1.040

1.035

24.848

12.480

27.650

48.450

0.000

12 120

		WCRT
Diff	Terma	UPPAAL
0.035	0.050	0.013
0.035	0.120	0.083
0.035	0.120	0.070
0.035	0.320	0.103
0.035	0.220	0.113

0.290

0.360

0.430

0.500

4.330

4.870

5.110

7.180

7.900

8.370

11.960

18.460

24.680

27.820

65.470

76 040

74.720

85.050

77.650

18.680

19 310

114.920

102.760

141.550

204.050

154.090

6.800

0.173

0.243

0.313

0.383

0.533

0.933

1.103

5.153

5.873

6.273

5.380

6.473

9.473

54.115

53.994

2.503

4.953

9.813

17.863

14.796

11.896

94.346

65.177

110.666

154.556

15.046

11.615

Conclusions and Future Work


Verification Scalability and CPU Utilization Precision

## Verification Resources and System CPU Utilization

cycle	Uppaal resources			Uppaal resources Herschel CPU utilization				
limit	CPU, s	Mem, KB	States, #	Idle, $\mu$ s	Used, $\mu s$	Global, $\mu$ s	Sum, $\mu s$	Used, %
1	465.2	60288	173456	91225	160015	250000	251240	0.640060
2	470.1	59536	174234	182380	318790	500000	501170	0.637580
3	461.0	58656	175228	273535	477705	750000	751240	0.636940
4	474.5	58792	176266	363590	636480	1000000	1000070	0.636480
6	474.6	58796	178432	545900	955270	1500000	1501170	0.636847
8	912.3	58856	352365	727110	1272960	2000000	2000070	0.636480
13	507.7	58796	186091	1181855	2069385	3250000	3251240	0.636734
16	1759.0	58728	704551	1454220	2545850	4000000	4000070	0.636463
26	541.9	58112	200364	2363640	4137530	6500000	6501170	0.636543
32	3484.0	75520	1408943	2908370	5091700	8000000	8000070	0.636463
39	583.5	74568	214657	3545425	6205745	9750000	9751170	0.636487
64	7030.0	91776	2817704	5816740	10183330	16000000	16000070	0.636458
78	652.2	74768	257582	7089680	12411420	19500000	19501100	0.636483
128	14149.4	141448	5635227	11633480	20366590	32000000	32000070	0.636456
156	789.4	91204	343402	14178260	24821740	39000000	39000000	0.636455
256	23219.4	224440	11270279	23266890	40733180	64000000	64000070	0.636456
312	1824.6	124892	686788	28356520	49643480	78000000	78000000	0.636455
512	49202.2	390428	22540388	46533780	81466290	128000000	128000070	0.636455
624	3734.7	207728	1373560	56713040	99286960	156000000	156000000	0.636455

Terma RTA worst cycle CPU utilization 62.4% worst cycle CPU utilization 64.0060% UPPAAL average utilization Uppaai 63.6455%





#### Conclusions

- Schedulability analysis using UPPAAL:
  - Reusable and customizable task templates.
  - Blocking times and WCRTs can be derived from the model.
  - WCRTs of all tasks are more optimistic than in RTA.
  - There are very few blocking times and they are short.
  - PrimaryF meets deadline (59.6ms) with WCRT=54.1ms (65.5ms in RTA).
  - Herschel event mode is schedulable.
- UPPAAL verification for schedulability:
  - can be scaled using sweep-line method,
  - takes up to 2min to verify schedulability of 32 task system,
  - takes up to 8min to find all WCRTs and CPU utilization.
- In addition, it is possible to:
  - simulate the system model and examine details,
  - render a Gantt chart, validate and inspect visually.



#### **Future Work**

Is the model fair with respect to the actual system?

- Is the modeled resource usage time-line realistic?
- Challenge: sporadic tasks imply lots of non-determinism.
- Operation primitives can be expanded.
- Context switch time can/should be modeled explicitly in the Scheduler.

Margin analysis



## Thank You!

#### **Gantt Chart Declaration**

```
gantt {
      T(i:taskid_t):
        (ready[i] && !runs[i]) -> 1,// green: ready
        (ready[i] && runs[i]) -> 2, // blue: running
        (blocked[i]) -> 0, // red: blocked
        susp[i] -> 9;
                                // cyan: suspended
6
      R(i:resid t):
7
        (owner[i]>0 && runs[owner[i]]) -> 2, // blue: locked and actively used
        (owner[i]>0 && !runs[owner[i]] && !susp[owner[i]]) -> 1, // green: locked
             but preempted
10
        (owner[i]>0 && susp[owner[i]]) -> 9; // cyan: locked and suspended
11
```

## Sweep-Line Method via Progress Measure

```
globalTime==cycle*CYCLE && cycle=CYCLELIMIT cycle=0, globalTime=0, usedTime=0, idleTime=0, WCRT[0]=0

globalTime<=cycle*CYCLE && forall(i: taskid_t) job[i]'==ready[i]
```

```
const int CYCLE = 250*1000:
1
    const int CYCLELIMIT = 3:
    int cycle = 1;
    system Scheduler, Bkqnd P < secondF 2 < secondF 1 < NominalEvents 2 <
5
        Cmd P < TcRouter P < Sgm P < TmGen P < StsMon P < Hk P <
6
        Obt_P < rCSControlF < primaryF < loCyc_P < Acb_P < HkSampler_P_1 <
        HkSampler P 2 < mainCycle < NominalEvents 1 < FdirEvents <
        RtSdb_P_3 < RtSdb_P_2 < RtSdb_P_1 < Obdh_Isr < Spw_Isr <
        Bc1553_lsr < Rt1553_lsr < SwCyc_CycEndlsr < SwCyc_CycStartlsr <
10
        Hk SamplerIsr < AswSync SyncPulseIsr < RTEMS RTC, IdleTask, Global;
11
    progress { cycle; }
12
```