
Práctica 16: Sumador de 4 bits


Nombre: Colín Ramiro Joel No. de lista: 3


## Código VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity sumador4 is
port(
         A,B: in std_logic_vector(1 downto 0);
         cin: in std_logic;
         S: out std_logic_vector (1 downto 0);
         co: out std_logic
);
end sumador4;
architecture asumador4 of sumador4 is
signal C: std logic vector(2 downto 0);
begin
         C(0) \le cin;
         s(0) \le A(0) XOR B(0) XOR C(0);
         C(1) \le (B(0) \text{ AND } C(0)) \text{ OR}(A(0) \text{ AND } C(0)) \text{ OR } (A(0) \text{ AND } B(0));
         s(1) \le A(1) XOR B(1) XOR C(1);
         C(2) \le (B(1) \text{ AND } C(1)) \text{ OR}(A(1) \text{ AND } C(1)) \text{ OR } (A(1) \text{ AND } B(1));
         co <= C(2);
end asumador4;
```

## Capturas en Galaxy







## **Capturas en Proteus**

