
Práctica 15: Convertidores de código

Nombre: Colín Ramiro Joel No. de lista: 3

a)BCD a display de 7 segmentos de cátodo común Tabla de verdad




Mapas de Karnaugh


a)

WX YZ	00	01	11	10
00	1		9	11
01	100	1	1	1
11	X	X	X	X
10	1	1	X	X

b)


wx ya	00	01	11	10
00	9	1	1	1
01	1		1	= 0
11	·x	×	×	X
10	1	1	X	X







Código en VHDL


```
library ieee;
use ieee.std_logic_1164.all;
entity cod1 is
port(
       bcd : in std_logic_vector(3 downto 0);
       display : out std_logic_vector(6 downto 0)
);
end cod1:
architecture acod1 of cod1 is
begin
       display <= "1111110" when bcd = "0000" else
                      "0110000" when bcd = "0001" else
                     "1101101" when bcd = "0010" else
                     "1111001" when bcd = "0011" else
                     "0110011" when bcd = "0100" else
                     "1011011" when bcd = "0101" else
                     "1011111" when bcd = "0110" else
                     "1110000" when bcd = "0111" else
                     "1111111" when bcd = "1000" else
                     "1110011" when bcd = "1001" else
                     "0000000":
end acod1;
```





Name	Value	Stimulator	1 · 20 · 1 · 40 · 1 · 60 · 1 · 80 · 1 · 10 100 ns 1
# № bcd		<= 0001	(0 X1
∃ 🗢 display	30		⟨ZZ
display(6)	0		
display(5)	1		
display(4)	1		
display(3)	0		
display(2)	0		
display(1)	0		
display(0)	0		























Simulación de 2 casos en Proteus






b)BCD a display de 7 segmento de ánodo común Tabla de verdad




Mapas de Karnaugh


a)



b)




c)




d)








Código en VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity cod2 is
port(
       bcd : in std_logic_vector(3 downto 0);
       display: out std logic vector(6 downto 0)
);
end cod2;
architecture acod2 of cod2 is
begin
       process(bcd)
       begin
              if(bcd = "0000") then
                      display <= "0000001";
              elsif(bcd = "0001") then
                      display <= "1001111";
              elsif(bcd = "0010") then
                      display <= "0010010";
              elsif(bcd = "0011") then
                      display <= "0000110";
              elsif(bcd = "0100") then
                      display <= "1001100";
              elsif(bcd = "0101") then
                      display <= "0100100";
              elsif(bcd = "0110") then
                      display <= "0100000":
              elsif(bcd = "0111") then
                      display <= "0001111";
              elsif(bcd = "1000") then
                      display <= "0000000";
              elsif(bcd = "1001") then
                      display <= "0000110";
              else
                      display <= "1111111";
              end if;
        end process;
end acod2;
```












Name	Value	Stimulator	1 - 50 - 1 - 60 - 1 - 7	0 - 1 - 80 - 1 - 90 - 1 - 100 - 1 - 11	10 - 1 - 120 - 1 - 130 - 1 - 140 - 1 - 150	1 - 1 - 160 - 1 - 170 - 1 - 180 - 1 - 190 - 1 - 20	00 210 220 230 24 <mark>/250 ns</mark>
I № bcd			χ1)(2	X	3	(4
□	4C			\4F)(12)(06	X4C
display(6)	1						
display(5)	0						
display(4)	0						
display(3)	1						
display(2)	1						
display(1)	0						
display(0)	0						












Simulación de 2 casos en Proteus





c)Hexadecimal a display de 7 segmentos de cátodo común

Tabla de verdad




Mapas de Karnaugh


a)




b)




c)




d)





Ecuaciones de salida





Código en VHDL

library ieee; use ieee.std_logic_1164.all; entity cod3 is port(


hexa: in std_logic_vector(3 downto 0); display: out std_logic_vector(6 downto 0)


```
);
end cod3:
architecture acod3 of cod3 is
begin
       process(hexa)
       begin
              case hexa is
                    when "0000" => display <= "1111110";
                    when "0001" => display <= "0110000";
                    when "0010" => display <= "1101101";
                    when "0011" => display <= "1111001";
                    when "0100" => display <= "0110011";
                    when "0101" => display <= "1011011";
                    when "0110" => display <= "1011111";
                    when "0111" => display <= "1110000";
                    when "1000" => display <= "1111111";
                    when "1001" => display <= "1110011";
                    when "1010" => display <= "1110111";
                    when "1011" => display <= "0011111";
                    when "1100" => display <= "1001110";
                    when "1101" => display <= "0111101";
                    when "1110" => display <= "1001111";
                    when "1111" => display <= "1000111";
                    when others => display <= "0000000";
              end case;
       end process;
end acod3:
```

























Name	Value	Stimulator	10 20 30 40 51 50 ns
+ □ hexa	9	<= 1001	(9
■ • display			(73
 display(6) 	1		
display(5)	1		
 display(4) 	1		
 display(3) 	0		
display(2)	0		
 display(1) 	1		
· display(0)	1		

Name	Value	Stimulator	1 - 10 - 1 - 20 -	1 - 30 - 1 - 40 - 1 - 50 - 1 - 60 - 1 - 70 - 1 - 80 - 1 - 80 - 1 - 1	100 ns
■ M hexa			(9)/A	
⊟ • display	77		(73	χπ	
display(6)	1				
display(5)	1				
display(4)	1				
display(3)	0				
display(2)	1				
□ display(1)	1				
display(0)	1				









Name	Value	Stimulator	1 - 100 - 1 - 110 - 1 - 120	130 140 150 160 170	- 180 - i - 180 - i - 290 - i - 210 - i -	220 230 240 250 260 270 280 .	²⁹ 300 ns ³
+ * hexa)(B)(0	(E		
∃ • display	4F		X1F)(30	X4F		
□ display(6)	1						
□ display(5)	0						
□ display(4)	0						
display(3)	1						
display(2)	1						
[®] display(1)	1						
 display(0) 	1						

Name	Value	Stimulator	1 - 150 - 1 - 160 - 1 - 170 -	ı - 180 ı - 190 - ı - 200 ı - 210 - ı - 220 ı	- 230 - i - 240 - i - 250 - i - 260	1 - 270 1 280 1 - 290 1 - 300 1 - 310 - 1 - 3	320 330 3 <mark>1350 ns</mark> 3
• P hexa)(D)(E)(F	
∃ • display	47)(3D	X4F		X47	
□ display(6)	1						
⊕ display(5)	0						
□ display(4)	0						
→ display(3)	0						
→ display(2)	1						
→ display(1)	1						
→ display(0)	1						

Simulación de 2 casos en Proteus






d)Binario a 7 segmentos de cátodo común

Palabra = Jupiter


Tabla de verdad



Mapas de Karnaugh

a)

WXZ OO	01	111	10
00			1
011	1	X	
11 x	X	X	X
10 X	X	X	X





b)

c) d)

Wx)	12	00	01	1 1	10
0	0	1	1	1	
0	1	1	1	1	1
1	1	X	×	X	X
1	0	1	1	X	X


WX	Y7	00	01	11	VO
0	0	(1)		1	1
0	1	N 11-4	1		1
1	1	X	X	×	X
1	0	1		X	X








Código en VHDL


```
library ieee;
use ieee.std_logic_1164.all;
entity cod4 is
port(
       bin : in std_logic_vector(3 downto 0);
       display: out std_logic_vector(6 downto 0)
);
end cod4;
architecture acod4 of cod4 is
begin
       with bin select display <=
              "0111000" when "0000",
              "0111110" when "0001",
              "1100111" when "0010",
              "0000110" when "0011",
              "0001111" when "0100",
              "1001111" when "0101",
              "0000101" when "0110",
              "0000000" when others;
end acod4;
```











Simulación en Proteus

