
Nombre: Colín Ramiro Joel No. de lista: 3


Código:


```
library ieee;
use ieee.std_logic_1164.all;
entity practica_diez is
port(
     A, B: in std_logic;
     S1, S2, S3, S4, S5, S6, S7: out std_logic
);
end practica_diez;
architecture Apractica_diez of practica_diez is
begin
     S1 <= (A AND B);
     S2 <= (A NAND B);
     S3 <= (A OR B);
     S4 \le (A NOR B);
     S5 <= (A XOR B);
     S6 <= (A XNOR B);
     S7 <= (NOT A);
end Apractica diez;
```


1.- <u>A AND B</u>





2.- A NAND B























3.- A OR B




4.- <u>A NOR B</u>





5.- <u>A XOR B</u>





6.- A XNOR B

















7.- <u>NOT A</u>

