

## Práctica 15: Convertidores de código

Nombre: Colín Ramiro Joel

No. de lista: 3

### a) BCD a display de 7 segmentos de cátodo común

Tabla de verdad

BCD a 7 segmentos (cátodo común)									
N	BCD	a	b	c	d	e	f	g	del
0	0000	1	1	1	1	1	1	0	0
1	0001	0	1	1	0	0	0	0	0
2	0010	1	1	0	1	1	0	1	0
3	0011	1	1	1	1	0	0	1	0
4	0100	0	1	1	0	0	1	1	0
5	0101	1	0	1	1	0	1	1	0
6	0110	1	0	1	1	1	1	1	0
7	0111	1	1	1	0	0	0	0	0
8	1000	1	1	1	1	1	1	1	0
9	1001	1	1	1	0	0	1	1	0
	1010	x	x	x	x	x	x	x	x
	1011	x	x	x	x	x	x	x	x
	1100	x	x	x	x	x	x	x	x
	1101	x	x	x	x	x	x	x	x
	1110	x	x	x	x	x	x	x	x
	1111	x	x	x	x	x	x	x	x

### Mapas de Karnaugh

a)

wx \ yz	00	01	11	10
00	1	0	1	1
01	0	1	1	1
11	x	x	x	x
10	1	1	x	x

b)

wx \ yz	00	01	11	10
00	1	1	1	1
01	1	0	1	0
11	x	x	x	x
10	1	1	x	x

c)

W \ YZ	00	01	11	10
00	1	1	1	
01	1	1	1	1
11	X	X	X	X
10	1	1	X	X

d)

W \ YZ	00	01	11	10
00	1		1	1
01		1		1
11	X	X	X	X
10	1		X	X

e)

W \ YZ	00	01	11	10
00	1			1
01				1
11	X	X	X	X
10	1		X	X

f)

W \ YZ	00	01	11	10
00	1			
01	1	1		1
11	X	X	X	X
10	1	1	X	X

g)

W \ YZ	00	01	11	10
00			1	1
01	1	1		1
11	X	X	X	X
10	1	1	X	X

### Ecuaciones de salida

a)

$$a = \bar{X} Y \bar{Z} + X Z$$

b)

$$b = \bar{X} \bar{Y} + \bar{X} \bar{Z}$$

c)

$$c = \bar{Y} + Z + X$$

d)

$$d = \bar{X} \bar{Z} + X \bar{Y} Z + \bar{X} Y + Y \bar{Z}$$

e)

$$e = \bar{X} \bar{Z} + Y \bar{Z}$$

f)

$$f = \bar{Y} \bar{Z} + X \bar{Y} + X \bar{Z} + W$$




g)







$$g = \bar{x}y + x\bar{y} + w + y\bar{z}$$



## Código en VHDL

```
library ieee;
use ieee.std_logic_1164.all;
entity cod1 is
port(
    bcd : in std_logic_vector(3 downto 0);
    display : out std_logic_vector(6 downto 0)
);
end cod1;
architecture acod1 of cod1 is
begin
    display <= "1111110" when bcd = "0000" else
               "0110000" when bcd = "0001" else
               "1101101" when bcd = "0010" else
               "1111001" when bcd = "0011" else
               "0110011" when bcd = "0100" else
               "1011011" when bcd = "0101" else
               "1011111" when bcd = "0110" else
               "1110000" when bcd = "0111" else
               "1111111" when bcd = "1000" else
               "1110011" when bcd = "1001" else
               "0000000";
end acod1;
```



## Simulación en Galaxy







## Simulación de 2 casos en Proteus



b) BCD a display de 7 segmento de ánodo común  
Tabla de verdad

N	BCD	a	b	c	d	e	f	g	det
0	0000	0	0	0	0	0	1	0	
1	0001	1	0	0	1	1	1	0	
2	0010	0	0	1	0	0	1	0	
3	0011	0	0	0	0	1	1	0	
4	0100	1	0	0	1	1	0	0	
5	0101	0	1	0	0	1	0	0	
6	0110	0	1	0	0	0	0	0	
7	0111	0	0	0	1	1	1	0	
8	1000	0	0	0	0	0	0	0	
9	1001	0	0	0	1	1	0	0	
	1010	x	x	x	x	x	x	x	
	1011	x	x	x	x	x	x	x	
	1100	x	x	x	x	x	x	x	
	1101	x	x	x	x	x	x	x	
	1110	x	x	x	x	x	x	x	
	1111	x	x	x	x	x	x	x	

Mapas de Karnaugh

a)

wx \ yz	00	01	11	10
00		1		
01	1			
11	x	x	x	x
10			x	x

b)

wx \ yz	00	01	11	10
00				
01		1		1
11	x	x	x	x
10			x	x

c)

wx \ yz	00	01	11	10
00				1
01				
11	x	x	x	x
10			x	x

d)

wx \ yz	00	01	11	10
00		1		
01	1		1	
11	x	x	x	x
10		1	x	x

e)

$\bar{w}x \backslash yz$	00	01	11	10
00		1	1	
01	1	1	1	
11	x	x	x	x
10		1	x	x

f)

$\bar{w}x \backslash yz$	00	01	11	10
00		1	1	1
01			1	
11	x	x	x	x
10			x	x

g)

$\bar{w}x \backslash yz$	00	01	11	10
00	1	1		
01			1	
11	x	x	x	x
10			x	x

### Ecuaciones de salida

a)

$$a = \bar{w}\bar{x}\bar{y}z + x\bar{y}\bar{z}$$

b)

$$b = x\bar{y}z + x y \bar{z}$$

c)

$$c = \bar{x} y \bar{z}$$

d)

$$d = x\bar{y}\bar{z} + \bar{x}\bar{y}z + x y z$$

e)

$$e = x\bar{y} + z$$

f)

$$f = \bar{w}\bar{x}z + \bar{x}y + yz$$

g)

$$g = \bar{w}\bar{x}\bar{y} + x y z$$





## Código en VHDL

```







library ieee;
use ieee.std_logic_1164.all;
entity cod2 is
port(
    bcd : in std_logic_vector(3 downto 0);
    display : out std_logic_vector(6 downto 0)
);
end cod2;
architecture acod2 of cod2 is
begin
    process(bcd)
    begin
        if(bcd = "0000") then
            display <= "0000001";
        elsif(bcd = "0001") then
            display <= "1001111";
        elsif(bcd = "0010") then
            display <= "0010010";
        elsif(bcd = "0011") then
            display <= "0000110";
        elsif(bcd = "0100") then
            display <= "1001100";
        elsif(bcd = "0101") then
            display <= "0100100";
        elsif(bcd = "0110") then
            display <= "0100000";
        elsif(bcd = "0111") then
            display <= "0001111";
        elsif(bcd = "1000") then
            display <= "0000000";
        elsif(bcd = "1001") then
            display <= "0000110";
        else
            display <= "1111111";
        end if;
    end process;
end acod2;




```

## Simulación en Galaxy











## Simulación de 2 casos en Proteus



### c) Hexadecimal a display de 7 segmentos de cátodo común

Tabla de verdad

N	Hexadecimal	a	b	c	d	e	f	g	dec
0	0000	1	1	1	1	1	0	0	0
1	0001	0	1	1	0	0	0	0	1
2	0010	1	1	0	1	1	0	1	2
3	0011	1	1	1	1	0	0	1	3
4	0100	0	1	1	0	0	1	1	4
5	0101	1	0	1	1	0	1	1	5
6	0110	1	0	1	1	1	1	1	6
7	0111	1	1	1	0	0	0	0	7
8	1000	1	1	1	1	1	1	1	8
9	1001	1	1	1	0	0	1	1	9
10	1010	1	1	1	0	1	1	1	10
11	1011	0	0	1	1	1	1	1	11
12	1100	1	0	0	1	1	1	0	12
13	1101	0	1	1	1	1	0	1	13
14	1110	1	0	0	1	1	1	1	14
15	1111	1	0	0	0	1	1	1	15

### Mapas de Karnaugh

a)

wx \ yz	00	01	11	10
00	1		1	1
01		1	1	1
11	1		1	1
10	1	1		1

b)

wx \ yz	00	01	11	10
00	1	1	1	1
01	1		1	1
11		1		
10	1	1		1

c)

wx \ yz	00	01	11	10
00	1	1	1	
01	1	1	1	1
11		1		
10	1	1	1	1

d)

wx \ yz	00	01	11	10
00	1		1	1
01		1		1
11	1	1		1
10	1		1	

e)

wx \ yz	00	01	11	10
00	1			1
01				1
11	1	1	1	1
10	1		1	1

f)

wx \ yz	00	01	11	10
00	1			
01	1	1		1
11	1		1	1
10	1	1	1	1

g)

wx \ yz	00	01	11	10
00			1	1
01	1	1		1
11		1	1	1
10	1	1	1	1

## Ecuaciones de salida

a)

$$a = w\bar{x}\bar{y} + \bar{w}x\bar{z} + \bar{x}\bar{z} + \bar{w}y + w\bar{z} + x\bar{y}$$

b)

$$b = w\bar{y}\bar{z} + \bar{w}\bar{x} + \bar{w}\bar{z} + \bar{x}\bar{z}$$

c)

$$c = \bar{y}\bar{z} + \bar{w}x + w\bar{x} + \bar{w}\bar{y} + \bar{w}\bar{z}$$

d)

$$d = \bar{x}y\bar{z} + x\bar{y}\bar{z} + \bar{w}\bar{x}\bar{z} + w\bar{y}\bar{z} + x\bar{y}\bar{z}$$

e)

$$e = \bar{x}\bar{z} + x\bar{z} + w\bar{y} + w\bar{x}$$

f)

$$f = \bar{w}x\bar{y} + \bar{y}\bar{z} + x\bar{z} + w\bar{x} + w\bar{y}$$

g)

$$g = w\bar{x} + \bar{w}x\bar{y} + \bar{x}y + w\bar{z} + y\bar{z}$$

## Código en VHDL



```
library ieee;
use ieee.std_logic_1164.all;
entity cod3 is
port(
    hexa : in std_logic_vector(3 downto 0);
    display : out std_logic_vector(6 downto 0)
```

```








case hexa is
    when "0000" => display <= "1111110";
    when "0001" => display <= "0110000";
    when "0010" => display <= "1101101";
    when "0011" => display <= "1111001";
    when "0100" => display <= "0110011";
    when "0101" => display <= "1011011";
    when "0110" => display <= "1011111";
    when "0111" => display <= "1110000";
    when "1000" => display <= "1111111";
    when "1001" => display <= "1110011";
    when "1010" => display <= "1110111";
    when "1011" => display <= "0011111";
    when "1100" => display <= "1001110";
    when "1101" => display <= "0111101";
    when "1110" => display <= "1001111";
    when "1111" => display <= "1000111";
    when others => display <= "0000000";
end case;
end process;
end acod3;

```

Name	Value	Simulator	t = 20 s - 40 s
hexa	0	<= 0000	0
display	7E		7E
display(6)	1		
display(5)	1		
display(4)	1		
display(3)	1		
display(2)	1		
display(1)	1		
display(0)	0		





[illegible][illegible][illegible][illegible][illegible]





## Simulación de 2 casos en Proteus



# d) Binario a 7 segmentos de cátodo común

Palabra = Jupiter

Tabla de verdad

N°	Binario	a	b	c	d	e	f	g	det
J	0000	0	1	1	1	0	0	0	
U	0001	0	1	1	1	1	1	0	
P	0010	1	1	0	0	1	1	1	
I	0011	0	0	0	0	1	1	0	
E	0100	0	0	0	1	1	1	1	
E	0101	1	0	0	1	1	1	1	
r	0110	0	0	0	0	1	0	1	
	0111	x	x	x	x	x	x	x	
	1000	x	x	x	x	x	x	x	
	1001	x	x	x	x	x	x	x	
	1010	x	x	x	x	x	x	x	
	1011	x	x	x	x	x	x	x	
	1100	x	x	x	x	x	x	x	
	1101	x	x	x	x	x	x	x	
	1110	x	x	x	x	x	x	x	
	1111	x	x	x	x	x	x	x	

## Mapas de Karnaugh

a)

wx \ yz	00	01	11	10
00				1
01		1	x	
11	x	x	x	x
10	x	x	x	x

b)

wx \ yz	00	01	11	10
00	1	1		1
01			x	
11	x	x	x	x
10	x	x	x	x

c)

wx \ yz	00	01	11	10
00	1	1	1	
01	1	1	1	1
11	x	x	x	x
10	1	1	x	x

d)

wx \ yz	00	01	11	10
00	1		1	1
01		1		1
11	x	x	x	x
10	1		x	x

e)

wx \ yz	00	01	11	10
00	1			1
01				1
11	x	x	x	x
10	1		x	x

f)

wx \ yz	00	01	11	10
00	1			
01	1	1		1
11	x	x	x	x
10	1	1	x	x

g)

wx \ yz	00	01	11	10
00			1	1
01	1	1		1
11	x	x	x	x
10	1	1	x	x

### Ecuaciones de salida

a)

$$a = \bar{x} y \bar{z} + x z$$

b)

$$b = \bar{x} \bar{y} + \bar{x} \bar{z}$$

c)

$$c = \bar{y} + z + x$$

d)

$$d = \bar{x} \bar{z} + x \bar{y} \bar{z} + \bar{x} y + y \bar{z}$$

e)

$$e = \bar{x} \bar{z} + y \bar{z}$$

f)

$$f = \bar{y} \bar{z} + x \bar{y} + x \bar{z} + w$$

g)

$$g = \bar{x} y + x \bar{y} + w + y \bar{z}$$

## Código en VHDL

```
library ieee;  
use ieee.std_logic_1164.all;
```

```
entity cod4 is
port(
```

```
bin : in std_logic_vector(3 downto 0);
display : out std_logic_vector(6 downto 0)
```

$$);$$

```
end cod4;
```





architecture acod4 of cod4 is





begin

```
with bin select display <=
    "0111000" when "0000",
    "0111110" when "0001",
    "1100111" when "0010",
    "0000110" when "0011",
    "0001111" when "0100",
    "1001111" when "0101",
    "0000101" when "0110",
    "0000000" when others;
```

```
end acod4;
```

## Simulación en Galaxy





## Simulación en Proteus

