
Práctica 6: Algebra de Boole


Nombre: Colín Ramiro Joel No. de lista: 3

a)


Reducción con Algebra de Boole



Tablas de verdad











Código VHDL

Simulacion de Galaxy











Simulación en Proteus



b)


Reducción con Algebra de Boole




Tablas de verdad












Código VHDL


```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 entity expresionb is
4 port (
5
     X,Y,Z:in std_logic;
6
      S1,S2:out std_logic
7);
8 end expresionb;
9 architecture Aexpresionb of expresionb is
10 begin
      S1 <= NOT((X AND(NOT Y))OR Z);
11
      S2 <= ((NOT X) AND (NOT Z)) OR (Y AND (NOT Z));
13 end Aexpresionb;
```


Simulación en Galaxy














Simulación en Proteus







c)

Reducción con Algebra de Boole



Tablas de verdad









Código VHDL

```
1 library ieee;
 2 use ieee.std_logic_1164.all;
 3 entity expresionc is
 4 port (
 5
      X, Y, Z, W : in std logic;
 6
       S1,S2 :out std_logic
 7);
 8 end expresionc;
9 architecture Aexpresionc of expresionc is
10 begin
11
       S1 <= (X AND (NOT Y) AND Z) OR (W AND Y AND Z) OR (W AND (NOT X) AND Z);
       S2 <= (X AND (NOT Y) AND Z) OR (W AND Z);
12
13 end Aexpresionc;
```

Simulación en Galaxy





Simulación en Proteus

