



Universidad Autónoma De Querétaro  
Facultad de Ingeniería



Autonomous University of Querétaro  
Faculty of Engineering.

Career: Automation Engineer.

Subject: Systems with reconfigurable logic.

Student: Martínez Murillo Omar Yarif.

Student: Diego Joel Zúñiga Fragoso.

Student: Daniela del Carmen Manríquez Navarro.

Student: Joselyn Gallegos Abreo.

Practice 3: Switch case, IF, When





## Introduction

The practice is divided into three parts. The first part involves the use of Karnaugh maps, where the task is to design a system for monitoring environmental conditions. A truth table is generated, and the Karnaugh map is used to obtain the most simplified equation for the Boolean operations. The second part focuses on the use of the switch-case statement in VHDL. Here, the goal is to display the alphabet on an FPGA by creating a truth table, performing a simulation, and then programming it. Lastly, the practice covers the use of the if statement in VHDL to display words, again creating a truth table, performing a simulation, and then programming it.

## Methodology

- First, we create the Karnaugh map based on the truth table derived from the given conditions.
- Second, the equation is extracted, and the base code is programmed in Aldec-Active-VHDL.

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 entity P3 is
4     port(
5         T: in std_logic;
6         H: in std_logic;
7         F: in std_logic;
8         S: in std_logic;
9         S1: out std_logic
10    );
11 end P3;
12 Architecture Pr3 of P3 is
13 begin
14     S1<= (T and H and S) or (H and (not F) and S) or (T and H) or (F and S) or (T and H and F) or (T and F and (not S));
15 end Pr3;
```

- Third, a testbench is created for simulation.

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 entity P3_TB is
4 end P3_TB;
5 architecture TB of P3_TB is
6     component P3
7     port(
8         T: in std_logic;
9         H: in std_logic;
10        F: in std_logic;
11        S: in std_logic;
12        S1: out std_logic
13    );
14 end component;
15
16 signal T,H,F,S:std_logic; --Entradas
17 signal S1:std_logic; --Salidas
18
19 begin
20     inicio: P3 port map (T=>T,H=>H,F=>F,S=>S,S1=>S1);
21     Parasimu: process
22     begin
23         T <= '0'; H <= '0'; F <= '0'; S <= '0'; wait for 10ns;
24         T <= '0'; H <= '0'; F <= '0'; S <= '1'; wait for 10ns;
25         T <= '0'; H <= '0'; F <= '1'; S <= '0'; wait for 10ns;
26         T <= '0'; H <= '0'; F <= '1'; S <= '1'; wait for 10ns;
27         T <= '0'; H <= '1'; F <= '0'; S <= '0'; wait for 10ns;
28         T <= '0'; H <= '1'; F <= '0'; S <= '1'; wait for 10ns;
29         T <= '0'; H <= '1'; F <= '1'; S <= '0'; wait for 10ns;
30         T <= '0'; H <= '1'; F <= '1'; S <= '1'; wait for 10ns;
31         T <= '1'; H <= '0'; F <= '0'; S <= '0'; wait for 10ns;
```



- Fourth, a truth table is created for the switch-case code, where specific combinations are defined to represent letters of the alphabet.

	s1	s2	s3	s4	b1	letra	
1	0	0	0	0	0	A	10001000
2	0	0	0	0	1	B	10000011
3	0	0	0	1	0	C	11000110
4	0	0	0	1	1	D	10100001
5	0	0	1	0	0	E	10000110
6	0	0	1	0	1	F	10001110
7	0	0	1	1	0	G	10000010
8	0	0	1	1	1	H	10001001
9	0	1	0	0	0	I	11001111
10	0	1	0	0	1	J	11110001
11	0	1	0	1	0	L	11000111
12	0	1	0	1	1	M	10110000
13	0	1	1	0	0	N	11001000
14	0	1	1	0	1	O	11000000
15	0	1	1	1	0	P	10001100
16	0	1	1	1	1	Q	10011000
17	1	0	0	0	0	R	11001110
18	1	0	0	0	1	S	10010010
19	1	0	0	1	0	T	10000111
20	1	0	0	1	1	U	11000001
21	1	0	1	0	0	W	10000110
22	1	0	1	0	1	Z	10100100

- Fifth, the configuration is set up in Aldec-Active-VHDL, followed by simulation.
- Sixth, the configuration is transferred to Quartus, and the pins are assigned.

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity P3 is
5      port
6      (
7          LEDs      : out std_logic_vector(4 downto 0);
8          buttons    : in  std_logic_vector(4 downto 0);
9          display    : out std_logic_vector(7 downto 0);
10         dig1       : out std_logic
11     );
12 end P3;
13
14 architecture ABC of P3 is
15 begin
16     LEDs <= buttons;
17
18     with buttons select
19     display <= "10001000" when "1111", -- A
20                "10000011" when "1110", -- B
21                "11000110" when "1101", -- C
22                "10100001" when "1100", -- D
23                "10000110" when "1101", -- E
24                "10001110" when "1101", -- F
25                "10000010" when "1100", -- G
26                "10001001" when "1100", -- H
```



- Seventh, the program is loaded onto the FPGA.
- Eighth, a truth table is created for the if statement, which should display 4-letter words.

#	I1	I2	I3	I4	I5	h	g	f	e	d	c	b	a
A	0	0	0	0	0	1	0	0	0	1	0	0	0
B	0	0	0	0	1	1	0	0	0	0	0	1	1
C	0	0	0	1	0	1	1	0	0	0	1	1	0
D	0	0	0	1	1	1	0	1	0	0	0	0	1
E	0	0	1	0	0	1	0	0	0	0	1	1	0
F	0	0	1	0	1	1	0	0	0	1	1	1	0
G	0	0	1	1	0	1	0	0	0	0	0	1	0
H	0	0	1	1	1	1	0	0	0	1	0	1	1
I	0	1	0	0	0	1	1	1	1	1	0	0	1
J	0	1	0	0	1	1	1	1	1	0	0	0	1
K	0	1	0	1	0	1	0	0	0	0	1	0	1
L	0	1	0	1	1	1	1	0	0	0	1	1	1
M	0	1	1	0	0	1	0	1	1	0	0	0	0
N	0	1	1	0	1	1	0	1	0	1	0	1	1
Ñ	0	1	1	1	0	1	0	1	0	1	0	1	0
O	0	1	1	1	1	1	1	0	0	0	0	0	0
P	1	0	0	0	0	1	0	0	0	1	1	0	0
Q	1	0	0	0	1	1	0	0	1	1	0	0	0
R	1	0	0	1	0	1	1	0	0	1	1	1	0
S	1	0	0	1	1	1	0	0	1	0	0	1	0
T	1	0	1	0	0	1	0	0	0	0	1	1	1
U	1	0	1	0	1	1	1	1	0	0	0	1	1
V	1	0	1	1	0	1	1	0	0	0	0	0	1
W	1	0	1	1	1	1	0	0	0	0	1	1	0
X	1	1	0	0	0	1	0	0	0	1	0	0	1
Y	1	1	0	0	1	1	0	0	1	0	0	0	1
Z	1	1	0	1	0	1	0	1	0	0	1	0	0

- Ninth, the configuration is set up in Aldec-Active-VHDL, followed by simulation.



- Tenth, the configuration is transferred to Quartus, and the pins are assigned.
- Eleventh, the program is loaded onto the FPGA.


## Results

### Base algorithm Karnaugh

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 entity P3 is
4 port(
5   T: in std_logic;
6   H: in std_logic;
7   F: in std_logic;
8   S: in std_logic;
9   S1: out std_logic
10 );
11 end P3;
12 Architecture Pr3 of P3 is
13 begin
14   S1<= (T and H and S) or (H and (not F) and S) or (T and H) or (F and S) or (T and H and F) or (T and F and (not S));
15 end Pr3;
```

### Test Bench

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 entity P3_TB is
4 end P3_TB;
5 architecture TB of P3_TB is
6 component P3
7 port(
8   T: in std_logic;
9   H: in std_logic;
10  F: in std_logic;
11  S: in std_logic;
12  S1: out std_logic
13 );
14 end component;
15
16 signal T,H,F,S:std_logic; --Entradas
17 signal S1:std_logic; --Salidas
18
19 begin
20   inicio: P3 port map (T=>T,H=>H,F=>F,S=>S,S1=>S1);
21   Parasisim: process
22   begin
23     T <= '0'; H <= '0'; F <= '0'; S <= '0'; wait for 10ns;
24     T <= '0'; H <= '0'; F <= '0'; S <= '1'; wait for 10ns;
25     T <= '0'; H <= '0'; F <= '1'; S <= '0'; wait for 10ns;
26     T <= '0'; H <= '0'; F <= '1'; S <= '1'; wait for 10ns;
27     T <= '0'; H <= '1'; F <= '0'; S <= '0'; wait for 10ns;
28     T <= '0'; H <= '1'; F <= '0'; S <= '1'; wait for 10ns;
29     T <= '0'; H <= '1'; F <= '1'; S <= '0'; wait for 10ns;
30     T <= '0'; H <= '1'; F <= '1'; S <= '1'; wait for 10ns;
31     T <= '1'; H <= '0'; F <= '0'; S <= '0'; wait for 10ns;
32     T <= '1'; H <= '0'; F <= '0'; S <= '1'; wait for 10ns;
33     T <= '1'; H <= '0'; F <= '1'; S <= '0'; wait for 10ns;
34     T <= '1'; H <= '0'; F <= '1'; S <= '1'; wait for 10ns;
35     T <= '1'; H <= '1'; F <= '0'; S <= '0'; wait for 10ns;
36     T <= '1'; H <= '1'; F <= '0'; S <= '1'; wait for 10ns;
```



### Base algorithm of Switch



```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity P3 is
5  port
6  (
7      LEDs          : out std_logic_vector(4 downto 0);
8      buttons       : in  std_logic_vector(4 downto 0);
9      display       : out std_logic_vector(7 downto 0);
10     dig1           : out std_logic
11 );
12 end P3;

14 architecture ABC of P3 is
15 begin
16     LEDs <= buttons;
17
18     with buttons select
19     display <= "10001000" when "11111", -- A
20                "10000011" when "11110", -- B
21                "11000110" when "11101", -- C
22                "10100001" when "11100", -- D
23                "10000110" when "11011", -- E
24                "10001110" when "11010", -- F
25                "10000010" when "11001", -- G
26                "10001001" when "11000", -- H
27                "11001111" when "10111", -- I
28                "11110001" when "10110", -- J
29                "11000111" when "10101", -- L
30                "10110000" when "10100", -- M
31                "11001000" when "10011", -- N
32                "11000000" when "10010", -- O
33                "10001100" when "10001", -- P
34                "10011000" when "10000", -- Q
35                "11001110" when "01111", -- R
36                "10010010" when "01110", -- S
37                "10000111" when "01101", -- T
38                "11000001" when "01100", -- U
39                "10000110" when "01011", -- W
```




## Test Bench

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity Abecedario_TB is
5  end Abecedario_TB;
6
7  architecture TB of Abecedario_TB is
8      component Abecedario
9          port (
10             input_code : in std_logic_vector(4 downto 0);
11             display : out std_logic_vector(7 downto 0)
12          );
13 end component;
14 signal input_code : std_logic_vector(4 downto 0);
15 signal display : std_logic_vector(7 downto 0);
16 begin
17     uut: Abecedario port map (
18         input_code => input_code,
19         display => display
20     );
21
22     process--para multiplexar
23     begin
24         -- Probar todas las combinaciones de entrada para
25         input_code <= "00000"; wait for 10ns; -- A
26         input_code <= "00001"; wait for 10ns; -- B
27         input_code <= "00010"; wait for 10ns; -- C
28         input_code <= "00011"; wait for 10ns; -- D
29         input_code <= "00100"; wait for 10ns; -- E
30         input_code <= "00101"; wait for 10ns; -- F
31         input_code <= "00110"; wait for 10ns; -- G
32         input_code <= "00111"; wait for 10ns; -- H
33         input_code <= "01000"; wait for 10ns; -- I
34         input_code <= "01001"; wait for 10ns; -- J
35         input_code <= "01010"; wait for 10ns; -- K
36         input_code <= "01011"; wait for 10ns; -- L
```




## Simulation



## Assigned PIN's of Switch

in buttons[4]	Input	PIN_28	2	B2_NO	PIN_28	2.5 V
in buttons[3]	Input	PIN_91	6	B6_NO	PIN_91	2.5 V
in buttons[2]	Input	PIN_90	6	B6_NO	PIN_90	2.5 V
in buttons[1]	Input	PIN_89	5	B5_NO	PIN_89	2.5 V
in buttons[0]	Input	PIN_88	5	B5_NO	PIN_88	2.5 V
out dig1	Output	PIN_133	8	B8_NO	PIN_133	2.5 V
out display[7]	Output	PIN_127	7	B7_NO	PIN_127	2.5 V
out display[6]	Output	PIN_124	7	B7_NO	PIN_124	2.5 V
out display[5]	Output	PIN_126	7	B7_NO	PIN_126	2.5 V

## Hardware images







## Base algorithm of IF

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.numeric_std.all;
4
5  entity Palabras is
6  port
7  (
8      i_buttons      : in  std_logic_vector(3 downto 0);
9      o_segmentos1   : out std_logic_vector(7 downto 0);
10     o_segmentos2   : out std_logic_vector(7 downto 0);
11     o_segmentos3   : out std_logic_vector(7 downto 0);
12     o_segmentos4   : out std_logic_vector(7 downto 0);
13     o_comunes      : out std_logic_vector(3 downto 0);
14 );
```

```
45 begin
46
47     -- Deteccion de combinatoria de botones
48     button_detection : process (i_buttons)
49     begin
50         if i_buttons = "1111" then -- Ningun boton apretado
51             o_segmentos1 <= E_Letter;
52             o_segmentos2 <= S_Letter;
53             o_segmentos3 <= T_Letter;
54             o_segmentos4 <= E_Letter;
55         elsif i_buttons = "1110" then
56             o_segmentos1 <= P_Letter;
57             o_segmentos2 <= A_Letter;
58             o_segmentos3 <= T_Letter;
59             o_segmentos4 <= O_Letter;
60         elsif i_buttons = "1101" then
61             o_segmentos1 <= N_Letter;
62             o_segmentos2 <= A_Letter;
63             o_segmentos3 <= D_Letter;
64             o_segmentos4 <= A_Letter;
65         elsif i_buttons = "1100" then
66             o_segmentos1 <= S_Letter;
67             o_segmentos2 <= O_Letter;
68             o_segmentos3 <= L_Letter;
```

## Test Bench



# Universidad Autónoma De Querétaro

## Facultad de Ingeniería




```
8 architecture TB of P3_TB is
9   component Palabras
10     port
11     (
12       i_buttons      : in    std_logic_vector(3 downto 0);
13       o_segmentos1   : out   std_logic_vector(7 downto 0);
14       o_segmentos2   : out   std_logic_vector(7 downto 0);
15       o_segmentos3   : out   std_logic_vector(7 downto 0);
16       o_segmentos4   : out   std_logic_vector(7 downto 0);
17       o_comunes      : out   std_logic_vector(3 downto 0);
18     );
19   end component;
20
21   -- We simulate de input and output values
22   signal i_buttons      : std_logic_vector(3 downto 0);
23   signal o_segmentos1   : std_logic_vector(7 downto 0);
24   signal o_segmentos2   : std_logic_vector(7 downto 0);
25   signal o_segmentos3   : std_logic_vector(7 downto 0);
26   signal o_segmentos4   : std_logic_vector(7 downto 0);
27   signal o_comunes      : std_logic_vector(3 downto 0);
28
29   begin
30     inicio: Palabras port map
31     (
32       i_buttons => i_buttons,
33       o_segmentos1 => o_segmentos1,
34       o_segmentos2 => o_segmentos2,
35       o_segmentos3 => o_segmentos3,
36       o_segmentos4 => o_segmentos4,
37       o_comunes => o_comunes
38     );
39
40     Simulation : process
41     begin
42       i_buttons <= "1111"; wait for 10ns;
43       i_buttons <= "1110"; wait for 10ns;
44       i_buttons <= "1101"; wait for 10ns;
45       i_buttons <= "1100"; wait for 10ns;
46       i_buttons <= "1011"; wait for 10ns;
47       i_buttons <= "1010"; wait for 10ns;
48       i_buttons <= "1001"; wait for 10ns;
49       i_buttons <= "1000"; wait for 10ns;
50       i_buttons <= "0111"; wait for 10ns;
51       i_buttons <= "0110"; wait for 10ns;
52       i_buttons <= "0101"; wait for 10ns;
53       i_buttons <= "0100"; wait for 10ns;
54       i_buttons <= "0011"; wait for 10ns;
55       i_buttons <= "0010"; wait for 10ns;
56       i_buttons <= "0001"; wait for 10ns;
57       i_buttons <= "0000"; wait for 10ns;
58     end process Simulation;
59   end TB;
```

## Truth table

I	I	I	I	S1	S2	S3	S4
1	2	3	4				
1	1	1	1	1 0 0 0 0 1 1 0	1 0 0 1 0 0 1 0	1 0 0 0 0 1 1 1	1 0 0 0 0 1 1 0
1	1	1	0	1 0 0 0 1 1 0 0	1 0 0 0 1 0 0 0	1 0 0 0 0 1 1 1	1 0 0 0 0 0 0 0
1	1	0	1	1 0 1 0 1 0 1 1	1 0 0 0 1 0 0 0	1 0 1 0 0 0 0 1	1 0 0 0 1 0 0 0
1	1	0	0	1 0 0 1 0 0 1 0	1 0 1 0 0 0 0 0	1 1 0 0 0 1 1 1	1 1 0 0 0 0 0 0
1	0	1	1	1 0 0 0 0 0 0 0	0 0 1 0 0 0 0 1	1 1 1 0 0 1 1 1	1 0 0 0 1 0 0 0
1	0	1	0	1 0 0 0 0 0 0 0	1 0 1 0 0 0 1 0	1 0 0 0 0 1 1 1	1 0 0 0 0 0 0 0
1	0	0	1	1 0 0 0 0 0 0 0	1 1 1 0 0 0 0 0	1 1 0 0 0 0 0 1	1 1 0 0 0 0 1 1
1	0	0	0	1 0 0 0 0 1 0 0	1 0 0 0 0 0 0 0	1 1 1 0 0 0 1 1	1 0 0 0 1 0 0 0
0	1	1	1	1 1 0 0 0 1 1 1	1 1 0 0 0 1 1 1	1 1 1 1 1 0 0 1	1 0 0 1 0 0 1 0
0	1	1	0	1 0 0 0 1 0 1 1	1 1 0 0 0 0 1 0	1 1 0 0 0 1 1 0	1 0 0 0 0 1 1 0
0	1	0	1	1 0 0 0 0 0 1 1	1 1 1 1 0 0 0 0	1 0 1 0 0 0 0 0	1 1 0 0 0 0 0 0
0	1	0	0	1 0 0 0 0 0 0 0	1 1 1 1 1 1 0 0	1 1 0 0 0 0 1 1	1 0 1 0 1 0 1 1
0	0	1	1	1 1 0 0 0 1 1 0	1 0 1 0 0 0 1 0	1 0 1 0 0 0 0 0	1 1 0 0 0 1 0 0
0	0	1	0	1 1 0 0 0 1 0 0	1 0 1 0 0 0 1 0	1 0 0 1 0 0 0 1	1 0 0 0 1 0 0 0
0	0	0	1	1 0 0 0 0 1 1 0	1 0 1 0 0 1 0 0	1 0 0 0 0 1 1 1	1 1 0 0 0 1 0 0
0	0	0	0	1 0 0 0 1 0 0 0	1 0 1 1 0 0 0 0	1 1 0 0 0 1 1 1	1 0 0 0 1 0 0 0

## Hardware images



## Conclusión

Throughout the practice, we successfully represented letters on a 7-segment display, configuring each letter through a combination of 5 inputs. Additionally, we gained experience using the Quartus software, which allowed us to become more familiar with VHDL and its selective structures, such as ``IF`` and ``SWITCH``. We also learned to use the ``process`` block to generate sequential actions, such as multiplexing the displays. This practice gave us a deeper understanding of VHDL programming and the control of displays through combinational and sequential logic.