



Autonomous University of Querétaro Faculty of Engineering.

Career: Automation Engineer.

Subject: Systems with reconfigurable logic.

Student: Martínez Murillo Omar Yarif. Student: Diego Joel Zúñiga Fragoso.

Student: Daniela del Carmen Manríquez Navarro.

Student: Joselyn Gallegos Abreo.

Practice 3: Switch case, IF, When



UNIVERSIDAD AUTÓNOMA DE QUERÉTARO **FACULTAD** DE INGENIERÍA





Introduction

The practice is divided into three parts. The first part involves the use of Karnaugh maps, where the task is to design a system for monitoring environmental conditions. A truth table is generated, and the Karnaugh map is used to obtain the most simplified equation for the Boolean operations. The second part focuses on the use of the switch-case statement in VHDL. Here, the goal is to display the alphabet on an FPGA by creating a truth table, performing a simulation, and then programming it. Lastly, the practice covers the use of the if statement in VHDL to display words, again creating a truth table, performing a simulation, and then programming it.

Methodology

- First, we create the Karnaugh map based on the truth table derived from the given conditions.
- Second, the equation is extracted, and the base code is programmed in Aldec-Active-VHDL.

```
library IEEE;
use IEEE.std_logic_l164.all;
entity P3 is
    port(
    T: in std_logic;
    H: in std_logic;
    F: in std_logic;
    S: in std_logic;
    S: in std_logic;
    S1: out std_logic
    );
end P3;
Architecture Pr3 of P3 is
    begin
    S1
S1
S1
S1
S1

S1
Architecture Pr3 of P3 is
end P73;

S1
S1
S1

S1
T and H and S) or (H and (not F) and S) or (T and H) or (F and S) or (T and H and F) or (T and F and (not S));
end Pr3;
```

• Third, a testbench is created for simulation.

```
library IEEE;
use IEEE.std_logic_1164.all;
entity P3_TB is
end P3_TB;

dend P3_TB;

component P3
port(
    T: in std_logic;
    H: in std_logic;
    F: in std_logic;
    F: in std_logic;
    S: out std_logic;
    S:
```





• Fourth, a truth table is created for the switch-case code, where specific combinations are defined to represent letters of the alphabet.

	s1	s2	s3	s4	b1	letra	
1	0	0	0	0	0	Α	10001000
2	0	0	0	0	1	В	10000011
3	0	0	0	1	0	С	11000110
4	0	0	0	1	1	D	10100001
5	0	0	1	0	0	Е	10000110
6	0	0	1	0	1	F	10001110
7	0	0	1	1	0	G	10000010
8	0	0	1	1	1	Н	10001001
9	0	1	0	0	0	I	11001111
10	0	1	0	0	1	J	11110001
11	0	1	0	1	0	L	11000111
12	0	1	0	1	1	M	10110000
13	0	1	1	0	0	N	11001000
14	0	1	1	0	1	0	11000000
15	0	1	1	1	0	Р	10001100
16	0	1	1	1	1	Q	10011000
17	1	0	0	0	0	R	11001110
18	1	0	0	0	1	S	10010010
19	1	0	0	1	0	Т	10000111
20	1	0	0	1	1	U	11000001
21	1	0	1	0	0	W	10000110
22	1	0	1	0	1	Z	10100100

- Fifth, the configuration is set up in Aldec-Active-VHDL, followed by simulation.
- Sixth, the configuration is transferred to Quartus, and the pins are assigned.





- Seventh, the program is loaded onto the FPGA.
- Eighth, a truth table is created for the if statement, which should display 4-letter words.

#	I1	I2	I3	I 4	I5	h	g	f	e	d	c	b	a
A	0	0	0	0	0	1	0	0	0	1	0	0	0
В	0	0	0	0	1	1	0	0	0	0	0	1	1
С	0	0	0	1	0	1	1	0	0	0	1	1	0
D	0	0	0	1	1	1	0	1	0	0	0	0	1
Е	0	0	1	0	0	1	0	0	0	0	1	1	0
F	0	0	1	0	1	1	0	0	0	1	1	1	0
G	0	0	1	1	0	1	0	0	0	0	0	1	0
Н	0	0	1	1	1	1	0	0	0	1	0	1	1
I	0	1	0	0	0	1	1	1	1	1	0	0	1
J	0	1	0	0	1	1	1	1	1	0	0	0	1
K	0	1	0	1	0	1	0	0	0	0	1	0	1
L	0	1	0	1	1	1	1	0	0	0	1	1	1
M	0	1	1	0	0	1	0	1	1	0	0	0	0
N	0	1	1	0	1	1	0	1	0	1	0	1	1
Ñ	0	1	1	1	0	1	0	1	0	1	0	1	0
О	0	1	1	1	1	1	1	0	0	0	0	0	0
P	1	0	0	0	0	1	0	0	0	1	1	0	0
Q	1	0	0	0	1	1	0	0	1	1	0	0	0
R	1	0	0	1	0	1	1	0	0	1	1	1	0
S	1	0	0	1	1	1	0	0	1	0	0	1	0
T	1	0	1	0	0	1	0	0	0	0	1	1	1
U	1	0	1	0	1	1	1	1	0	0	0	1	1
V	1	0	1	1	0	1	1	0	0	0	0	0	1
W	1	0	1	1	1	1	0	0	0	0	1	1	0
X	1	1	0	0	0	1	0	0	0	1	0	0	1
Y	1	1	0	0	1	1	0	0	1	0	0	0	1
Z	1	1	0	1	0	1	0	1	0	0	1	0	0

• Ninth, the configuration is set up in Aldec-Active-VHDL, followed by simulation.






- Tenth, the configuration is transferred to Quartus, and the pins are assigned.
- Eleventh, the program is loaded onto the FPGA.


Results

Base algorithm Karnaugh

```
library IEEE;
use IEEE.std_logic_l164.all;
entity P3 is
    port(
    T: in std_logic;
    H: in std_logic;
    F: in std_logic;
    S: in std_logic;
    S: in std_logic;
    S1: out std_logic
    S1: out std_logic
```

Test Bench





Base algorithm of Switch



Universidad Autónoma De Querétaro Facultad de Ingeniería



```
library IEEE;
2
      use IEEE.std_logic_1164.all;
3
    ⊟entity P3 is
4
5
6
7
           port
                            : out std_logic_vector(4 downto 0);
                          : in std_logic_vector(4 downto 0);
: out std_logic_vector(7 downto 0);
: out std_logic
8
               buttons
9
               display
10
               dig1
11
12
      end P3;
      14
             architecture ABC of P3 is
           □begin
      15
      16
                 LEDs <= buttons;
                17
      18
      19
      20
      21
      22
      23
      24
      25
      26
      27
      28
      29
      30
      31
      32
      33
      34
      35
      36
      37
      38
```






Test Bench

```
library IEEE;
    use IEEE.std_logic_1164.all;
3
4
    entity Abecedario_TB is
5
    end Abecedario_TB;
6
7
8
9
    architecture TB of Abecedario TB is
       component Abecedario
           port (
10
               input_code : in std_logic_vector(4 downto 0);
11
               display : out std_logic_vector(7 downto 0)
12
             );
13
    end component;
14
        signal input_code : std_logic_vector(4 downto 0);
15
        signal display : std_logic_vector(7 downto 0);
16
    begin
17
        uut: Abecedario port map (
18
             input_code => input_code,
19
             display => display
20
        );
21
22
        process--para multiplexar
23
        begin
24
             -- Probar todas las combinaciones de entrada para
25
             input_code <= "000000"; wait for 10ns; -- A
26
             input code <= "000001"; wait for 10ns; -- B
27
             input code <= "00010"; wait for 10ns; -- C
28
             input code <= "00011"; wait for 10ns; -- D
29
             input code <= "00100"; wait for 10ns; -- E
             input_code <= "00101"; wait for 10ns; -- F input_code <= "00110"; wait for 10ns; -- G
30
31
32
             input_code <= "00111"; wait for 10ns; -- H
33
             input code <= "01000"; wait for 10ns; -- I
34
             input code <= "01001"; wait for 10ns; -- J
35
             input code <= "01010"; wait for 10ns; -- K
             input code <= "01011"; wait for 10ns; -- L
```






Simulation



Asigned PIN's of Switch

in_ buttons[4]	Input	PIN_28	2	B2_N0	PIN_28	2.5 V
buttons[3]	Input	PIN_91	6	B6_N0	PIN_91	2.5 V
buttons[2]	Input	PIN_90	6	B6_N0	PIN_90	2.5 V
buttons[1]	Input	PIN_89	5	B5_N0	PIN_89	2.5 V
buttons[0]	Input	PIN_88	5	B5_N0	PIN_88	2.5 V
out dig1	Output	PIN_133	8	B8_N0	PIN_133	2.5 V
out display[7]	Output	PIN_127	7	B7_N0	PIN_127	2.5 V
out display[6]	Output	PIN_124	7	B7_N0	PIN_124	2.5 V
out display[5]	Output	PIN 126	7	B7 N0	PIN 126	2.5 V

Hardware images







Base algorithm of IF

```
library IEEE;
 2
       use IEEE.std_logic_1164.all;
       use IEEE.numeric_std.all;
     □entity Palabras is
 5
6
7
8
          port
              i_buttons
                               : in std_logic_vector(3 downto 0);
 9
             o_segmentos1
                               : out
                                        std_logic_vector(7 downto 0);
                                        std_logic_vector(7 downto 0);
10
             o_segmentos2
                              : out
                             : out std_logic_vector(7 downto 0);
11
             o_segmentos3
             o_segmentos4 : out std_logic_vector(7 downto 0);
o_comunes : out std_logic_vector(3 downto 0)
12
13
14
```

```
□begin
45
46
47
           -- Deteccion de combinatoria de botones
48
           button_detection : process (i_buttons)
49
           begin
                if i_buttons = "1111" then -- Ningun boton apretado
50
51
                    o_segmentos1 <= E_Letter;
52
                    o_segmentos2 <= S_Letter;</pre>
53
                    o_segmentos3 <= T_Letter;</pre>
                    o_segmentos4 <= E_Letter;
54
                elsif i_buttons = "1110" then
55
                    o_segmentos1 <= P_Letter;
56
57
                    o_segmentos2 <= A_Letter;</pre>
58
                    o_segmentos3 <= T_Letter;</pre>
59
                    o_segmentos4 <= O_Letter;
                elsif i_buttons = "1101" then
60
61
                    o_segmentos1 <= N_Letter;
62
                    o_segmentos2 <= A_Letter;
63
                    o_segmentos3 <= D_Letter;</pre>
64
                    o_segmentos4 <= A_Letter;</pre>
                elsif i_buttons = "1100" then
65
66
                    o_segmentos1 <= S_Letter;</pre>
67
                    o_segmentos2 <= O_Letter;</pre>
68
                    o_segmentos3 <= L_Letter;</pre>
```

Test Bench





```
architecture TB of P3_TB is
                     component Palabras
                                port
                                                                                                       std_logic_vector(3 downto 0);
std_logic_vector(7 downto 0);
std_logic_vector(7 downto 0);
std_logic_vector(7 downto 0);
std_logic_vector(7 downto 0);
std_logic_vector(3 downto 0)
                                                                                                                                                                                                     -- Entrada de 4 bits para escoger palabras
-- Salida para el display de 7 segmentos
-- Salida para comun de cada display
                                          i_buttons
                                                                                    : in
                                          o_segmentos1
o_segmentos2
                                                                                   : out
                                                                                    : out
                                           o_segmentos3
                                                                                   : out
 16
17
                                          o segmentos4
                                                                                    : out
                                          o_comunes
                                                                                    : out
 18
                     end component;
          -- We simulate de input and output values
signal i_buttons : std_logic_vector(3 downto 0);
signal o_segmentos1 : std_logic_vector(7 downto 0);
signal o_segmentos2 : std_logic_vector(7 downto 0);
signal o_segmentos3 : std_logic_vector(7 downto 0);
signal o_segmentos4 : std_logic_vector(7 downto 0);
signal o_segmentos4 : std_logic_vector(7 downto 0);
                                                                                                                                                             -- Inputs
                                                                                                                                                            -- Outputs
                                                                                                                                                              -- Outputs
26
27
28
                                                                                                                                                              -- Outputs
           signal o_comunes : std_logic_vector(3 downto θ);
                                                                                                                                                             -- Outputs
29
30
31
                    inicio: Palabras port map
                                          i_buttons => i_buttons,
o_segmentos1 => o_segmentos1,
o_segmentos2 => o_segmentos2,
                                          o_segmentos3 => o_segmentos3,
o_segmentos4 => o_segmentos4,
                                          o_comunes => o_comunes
                                );
 38
                     Simulation : process
41
                         beain
                                     i buttons <= "1111"; wait for 10ns;
i_buttons <= "1110"; wait for 10ns;
i_buttons <= "1101"; wait for 10ns;
i_buttons <= "1100"; wait for 10ns;</pre>
42
43
 44
 45
                                    i buttons <= "1100"; wait for 10ns;
i buttons <= "1011"; wait for 10ns;
i buttons <= "1010"; wait for 10ns;
i buttons <= "1000"; wait for 10ns;
i buttons <= "1000"; wait for 10ns;
i buttons <= "0111"; wait for 10ns;
i buttons <= "0110"; wait for 10ns;
i buttons <= "0100"; wait for 10ns;
i buttons <= "0100"; wait for 10ns;
i buttons <= "0100"; wait for 10ns;
i buttons <= "0011"; wait for 10ns;
 46
 47
 48
 49
50
51
52
53
                                     i_buttons <= "0011"; wait for 10ns;
i_buttons <= "0010"; wait for 10ns;
 54
 55
                                     i_buttons <= "0001"; wait for 10ns;
i_buttons <= "0000"; wait for 10ns;
 56
 57
                          end process Simulation;
59
             end TB;
```

Truth table

1	1	T	1	S1								S2								S3								S4										
1	2	3	4																																			
1	1	1	1	1	0	0	0	0	1	1	0	1	0	0	1	0	0	1	0	1	0	0	0	0	1	1	1	1	0	0	0	0	1	1	0			
1	1	1	0	1	0	0	0	1	1	0	0	1	0	0	0	1	0	0	0	1	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0			
1	1	0	1	1	0	1	0	1	0	1	1	1	0	0	0	1	0	0	0	1	0	1	0	0	0	0	1	1	0	0	0	1	0	0	0			
1	1	0	0	1	0	0	1	0	0	1	0	1	1	0	0	0	0	0	0	1	1	0	0	0	1	1	1	1	1	0	0	0	0	0	0			
1	0	1	1	1	1	0	0	0	0	0	0	1	0	0	0	0	1	1	1	1	1	0	0	1	1	1	0	1	1	0	0	0	0	0	0			
1	0	1	0	1	0	0	0	0	0	1	0	1	0	0	0	1	0	0	0	1	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0			
1	0	0	1	1	0	0	0	0	0	1	1	1	0	0	0	0	1	1	0	1	0	0	0	0	0	1	1	1	0	0	0	0	1	1	1			
1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	0	0	1	0	1	1	1	0	0	0	1	1	1	0	0	0	1	0	0	0			
0	1	1	1	1	1	0	0	0	1	1	1	1	1	1	0	0	0	1	1	1	1	1	1	1	0	0	1	1	0	0	1	0	0	1	0			
0	1	1	0	1	0	0	0	1	0	1	1	1	0	0	0	1	0	0	0	1	1	0	0	0	1	1	0	1	0	0	0	0	1	1	0			
0	1	0	1	1	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	1	0	1	0	0	0	0	1	1	1	0	0	0	0	0	0			
0	1	0	0	1	0	0	0	0	0	1	1	1	1	1	1	1	0	0	1	1	0	0	0	0	1	1	0	1	0	1	0	1	0	1	1			
0	0	1	1	1	1	0	0	0	1	1	0	1	0	0	0	1	0	0	0	1	0	1	0	0	0	0	1	1	0	0	0	1	0	0	0			
0	0	1	0	1	1	0	0	0	1	1	0	1	0	0	0	1	0	0	0	1	0	0	1	0	0	1	0	1	0	0	0	1	0	0	0			
0	0	0	1	1	0	0	0	0	1	1	0	1	0	0	1	0	0	1	0	1	0	0	0	0	1	1	1	1	0	0	0	1	0	0	0			
0	0	0	0	1	0	0	1	0	0	1	0	1	1	0	0	0	0	0	0	1	1	0	0	0	1	1	1	1	0	0	0	1	0	0	0			





Hardware images



Conclusión

Throughout the practice, we successfully represented letters on a 7-segment display, configuring each letter through a combination of 5 inputs. Additionally, we gained experience using the Quartus software, which allowed us to become more familiar with VHDL and its selective structures, such as `IF` and `SWITCH`. We also learned to use the `process` block to generate sequential actions, such as multiplexing the displays. This practice gave us a deeper understanding of VHDL programming and the control of displays through combinational and sequential logic.