



Autonomous University of Querétaro Faculty of Engineering.

Career: Automation Engineer.

Subject: Systems with reconfigurable logic.

Student: Martínez Murillo Omar Yarif. Student: Diego Joel Zúñiga Fragoso.

Student: Daniela del Carmen Manríquez Navarro.

Student: Joselyn Gallegos Abreo.

Practice 8: UART_TX



UNIVERSIDAD AUTÓNOMA DE QUERÉTARO **FACULTAD** DE INGENIERÍA





Introduction

UART (Universal Asynchronous Receiver/Transmitter) communication is a serial communication method that enables data exchange between two devices asynchronously, meaning it does not require a shared clock signal. This is achieved through a specific protocol that defines how data bits are initiated, transmitted, and terminated. Before communication can begin, both devices must be configured with the same parameters, such as baud rate, data bit count, parity bits, and stop bits.

In this project, an FPGA was programmed to implement the UART protocol, specifically developing UART_TX communication using a state machine. The FPGA was configured to send data to a computer terminal via USB-TTL. A series of letters were transmitted based on a combination of switches on the FPGA, and the data was only sent once until the switches were pressed again.

Methodology

Step 1: State machine definition

A state machine was designed with 11 states: 10 for bit transmission (1 start bit, 8 data bits, and 1 parity bit) and a perpetual IDLE state. The main inputs and outputs were defined, including signals for character selection and the transmission start bit.

Step 2: Clock configuration

A clock divider was implemented to generate the required baud rate (9600 baud) using a counter to adjust the internal FPGA clock.

Step 3: Character selection

The characters to be transmitted were declared in a 7-element array, containing the binary representations of the letters 'A', 'K', 'R', 'I', 'J', 'm', and 'o'. The character to be sent is selected using input switches.





Step 4: Transmission state implementation

Each state of the state machine is responsible for transmitting one bit of the selected character. The initial states handle data bit transmission, followed by the parity and stop bits.

Step 5: State transitions

The state machine transitions from one state to another with each clock cycle until the entire character is transmitted. It then returns to the IDLE state and waits for a new transmission command.

Step 6: Compilation and programming

The code was compiled in the development environment and programmed onto the FPGA. Tests were conducted to verify data transmission through the UART port using the FPGA switches.

Results

Base algorithm UART_TX

```
library IEEE;
 8
      use IEEE.std_logic_1164.all;
9
10
      use IEEE.numeric_std.all;
11
    pentity UART_TX is
12
13
         port
14
15
            i_FPGA_clk : in STD_LOGIC;
16
17
              -- Señales I/O de maquina de estado de comunicacion serial
              i_char_select : in STD_LOGIC_VECTOR(2 downto 0);
18
19
                              : in STD_LOGIC;
20
21
              o_EOT
                             : out STD_LOGIC;
22
                               : out STD_LOGIC
23
24
     Lend UART_TX;
25
```





```
Flarchitecture Transmition of UART_TX is
      -- Señales para transicion de estados
      type Estados is (SO, S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, IDLE);
      signal act_state, next_state: Estados := IDLE; -- Ponemos en estado
--signal UART_clk : STD_LOGIC;
      -- Señal para division de reloj
      signal count: integer range 0 to (5208);
      -- 7 palabras a enviar
      type array_7_t is array (0 to 6) of std_logic_vector(7 downto 0); --
      constant chars : array_7_t :=
           "01000001",
           "01001011"
          "01010010".
          "01010010", -- R
"01001001", -- I
"01001010", -- J
"01101101", -- m
"01101111" -- o
      );
           signal char_index : integer range 0 to 7 := 0;
           signal prev_i_ST : STD_LOGIC := '0';
signal flag : STD_LOGIC := '0';
    ⊟begin
                    -- DIVISION DE RELOJ PARA BAUDIOS DE TRANSMISION --
           process (i_FPGA_clk)
           begin
                if rising_edge(i_FPGA_clk) then
                    if count = (5208) then -- 9600 Baudios
                         --UART_clk = not UART_clk;
                         act_state <= next_state; -- Cambio de estado
                         count <= 0;
                    else
                         count <= count + 1;
                    end if;
                end if:
           end process;
```





```
73
           process (act_state)
74
           begin
75
                case act_state is
76
                    when IDLE =>
77
                        -- Enviamos señales de salida de estado actual
                                <= '1';
<= not '1';
78
79
                         O_EOT
80
                        char_index <= to_integer(unsigned(i_char_select));</pre>
81
82
                         -- Actualizamos estado futuro en funcion de las entradas
83
                        if i_ST = '1' then
                                                          -- Detectamos boton de inicio
84
                             next_state <= S0;</pre>
85
                         else
86
                             next_state <= IDLE;
                         end if;
87
88
89
                    when s0 =>
                                     -- BIT DE START
                        -- Enviamos señales de salida de estado actual o_M <= '0'; o_EOT <= not '0';
90
91
92
93
94
                         -- Actualizamos estado futuro en funcion de las entradas
95
                         next_state <= S1;
97
                                      -- BIT 0
98
                        -- Enviamos señales de salida de estado actual
99
                                <= chars(char_index)(0);
<= not '0';</pre>
                         O_M
.00
                         O_EOT
.01
                         -- Actualizamos estado futuro en funcion de las entradas
.02
.03
                         next_state <= S2;
.04
.05
                    when S2 =>
                                      -- BIT 1
                        -- Enviamos señales de salida de estado actual
.06
.07
                         o_M <= chars(char_index)(1);</pre>
.08
                         o_EOT <= not '0';
.09
.10

    Actualizamos estado futuro en funcion de las entradas

.11
                         next_state <= S3;
.12
.13
                    when S3 =>
                                    -- BIT 2
.14
                        -- Enviamos señales de salida de estado actual
.15
                         o_M <= chars(char_index)(2);</pre>
                                <= not '0';
.16
                         O_EOT
.17
.18
                         -- Actualizamos estado futuro en funcion de las entradas
.19
                         next_state <= S4;
20
```







```
when S4 =>
 121
                                           -- BIT 3
 122
                            -- Enviamos señales de salida de estado actual
 123
                             o_M <= chars(char_index)(3);</pre>
                                     <= not '0';
 124
                             O_EOT
 125
                             -- Actualizamos estado futuro en funcion de las entradas
 126
 127
                             next_state <= S5;</pre>
 128
 129
                                           -- BIT 4
 130
                            -- Enviamos señales de salida de estado actual
 131
                                     <= chars(char_index)(4);
                                     <= not '0';
 132
                             O_EOT
 133
                             -- Actualizamos estado futuro en funcion de las entradas
 134
 135
                             next_state <= S6;
 136
 137
                        when S6 =>
                                           -- BIT 5
                             -- Enviamos señales de salida de estado actual
 138
                             o_M <= chars(char_index)(5);</pre>
 139
                             o_EOT <= not '0';
 140
 141
 142
                             -- Actualizamos estado futuro en funcion de las entradas
 143
                             next_state <= S7;</pre>
                                     -- BIT 6
                    when s7 =>
145
 146
                         -- Enviamos señales de salida de estado actual
                        o_M <= chars(char_index)(6);
o_EOT <= not '0';</pre>
 147
 148
 149
 150
                         -- Actualizamos estado futuro en funcion de las entradas
 151
                        next_state <= S8;
 152
 153
                    when s8 =>
                                   -- BIT 7
                        -- Enviamos señales de salida de estado actual
 154
                        0_M <= chars(char_index)(7);
0_EOT <= not '0';</pre>
 155
 156
 157
 158
                         -- Actualizamos estado futuro en funcion de las entradas
                        next_state <= S9;
1 S9 => -- BIT DE PARIDAD
 159
 160
                    when s9 =>
                        -- Enviamos señales de salida de estado actual
o_M <= (chars(char_index)(0) xor chars(char_index)(1)) xor (chars(char
o_EOT <= not '0';
 161
 162
 163
 164
                    165
 166
                        -- Enviamos señales de salida de estado actual
o_M <= '1';
o_EOT <= not '0';</pre>
167
168
169
170
171
                           -- Actualizamos estado futuro en funcion de las entradas
172
                           if i_ST = '1' then
                                                             -- Detectamos boton de inicio de 1
173
                              next_state <= S10;</pre>
174
175
                               next_state <= IDLE;</pre>
176
                          end if;
177
                      when others => null;
178
                 end case:
179
             end process;
180
181
        end Transmition;
```






Hardware of FPGA with UART_TX











Conclusion

The implementation of a state machine for UART transmission on an FPGA highlighted the importance of serial communication protocols in digital systems. The use of UART_TX enabled efficient data transmission from the FPGA to a computer terminal, with precise control over the start, data, parity, and stop bits. This type of communication is essential in applications where data needs to be transferred between devices without the need for a shared clock signal.

Applications for such systems include connecting microcontrollers, sensors, and other electronic devices, particularly in embedded systems where UART is used for communication between different modules or for interacting with external peripherals. Implementing this technique in FPGAs also showcases their flexibility and power in designing custom communication systems, which is crucial in industries such as industrial automation, telecommunications, and consumer electronics.