



Autonomous University of Querétaro Faculty of Engineering.

Career: Automation Engineer.

Subject: Systems with reconfigurable logic.

Student: Martínez Murillo Omar Yarif. Student: Diego Joel Zúñiga Fragoso.

Student: Daniela del Carmen Manríquez Navarro.

Student: Joselyn Gallegos Abreo.

Practice 9: UART_RX



UNIVERSIDAD AUTÓNOMA DE QUERÉTARO **FACULTAD** DE INGENIERÍA





Introduction

UART (Universal Asynchronous Receiver/Transmitter) communication is a serial communication method that enables data exchange between two devices asynchronously, meaning it does not require a shared clock signal. This is achieved through a specific protocol that defines how data bits are initiated, transmitted, and terminated. Before communication can begin, both devices must be configured with the same parameters, such as baud rate, data bit count, parity bits, and stop bits.

In this practice, an FPGA was programmed to implement the UART protocol, specifically developing UART_RX communication using a state machine. The FPGA was configured to receive data from a computer terminal via USB-TTL and display it on an LCD. A series of words were transmitted from the computer to the FPGA, and the data was displayed on the LCD screen.

Methodology

Step 1: State machine definition

A state machine was designed with multiple states to handle UART_RX data reception and subsequent display on an LCD. The machine includes states for LCD configuration, waiting for data, and character printing.

Step 2: Clock configuration

A clock divider was implemented to control the UART_RX transmission speed, ensuring data reception at 9600 baud. The clock also controls the state transitions within the machine.

Step 3: UART data reception

The UART_RX component was designed to receive asynchronous serial data from a computer terminal via USB-TTL. As the data arrives at the FPGA, it is temporarily stored until reception is complete.





Step 4: LCD configuration state

Before displaying the data on the LCD, the system goes through several configuration states to initialize and prepare the LCD screen, ensuring it is ready to receive data.

Step 5: Character printing state

Once the data is received by UART_RX, the system enters the printing state, where the ASCII data is sent to the LCD screen. The state machine controls the printing process bit by bit, ensuring each character is correctly displayed.

Step 6: Compilation and programming

The code was compiled in the development environment and programmed onto the FPGA. Tests were conducted to verify that data sent from the computer was correctly displayed on the LCD screen.

Results

Base algorithm UART_RX

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
       -- use IEEE.STD_LOGIC_ARITH.ALL;
 4
5
6
7
8
      use IEEE.STD_LOGIC_UNSIGNED.ALL;
     pentity UART_RX is
          Port
 9
               i_FPGA_CLK
                                : in STD_LOGIC;
                                                                           -- Oscilador de placa
10
                               : in STD_LOGIC;
                                                                           -- Boton de reset (Par
11
12
                               : in STD_LOGIC;
                                                                           -- Reception PIN
               i RX
13
               o_DVD
                               : out STD_LOGIC;
                               : out STD_LOGIC;
                                                                          -- End Of Reception
14
               O_RDY
                               : out STD_LOGIC_VECTOR(7 downto 0)
15
               O_DATA
                                                                          -- Valor de dato recep
16
17
18
      end uart_rx;
```





```
20
       □architecture Behavioral of uart_rx is
21
22
               constant clks_per_bit : integer := 5208; -- 100 MHz / 9600 baud = 10417
23
               signal cnt : integer range 0 to clks_per_bit-1 := 0;
24
               signal Cnt : Integer lange 0 to conserved
signal rx_data : STD_LOGIC := '0';
signal busy : STD_LOGIC := '0';
signal num_bits : STD_LOGIC_VECTOR(3 downto 0) := (others => '0'); -- Count to 8
integer lange 0 to conserved
signal num_bits : STD_LOGIC_VECTOR(7 downto 0) := (others => '0');
25
26
27
28
29
      日

D

D

D

D

D

D

D

D

D
               process(i_FPGA_CLK) begin
31
                    if rising_edge(i_FPGA_CLK) then
32
                          rx_data <= i_RX;
if busy = '0' then</pre>
33
34
35
                                if rx_data = '0' then -- Start of transmission
  busy <= '1';</pre>
36
37
                                      num_bits <= X"0";
38
39
40
                               --o_RDY <= '0'; -- want the rdy flag to pull high one clock cycle when w cnt <= ((clks\_per\_bit-1)/2); -- Start Bit so only need to look half periods.
41
42
43
      þ
44
                          else -- busy = '1'. Sampling the rest of the bits in frame
45
46
                                -- Start searching for middle of bit by counting down
47
                                if cnt = 0 then -- Found middle
48
49
                                      if num_bits = 0 then -- first (start) bit sampled
50
                                           busy <= not rx_data;</pre>
                                     num_bits <= num_bits + 1;
elsif num_bits = 9 then -- Sampled all bits
o_RDY <= '1'; -- Want the rdy flag to pull high one clock cycle
51
52
53
                                         busy <= '0';
                                    o_DATA <= data_out_buf;
else -- Still sampling
55
      占
56
                                         data_out_buf(conv_integer(num_bits)-1) <= rx_data;
busy <= '1';</pre>
57
58
59
                                          num_bits <= num_bits + 1;
60
                                    end if;
61
                                    cnt <= clks_per_bit-1; -- Reset. Next middle is one whole period away</pre>
62
63
                              else -- Still finding middle (i.e. counting up)
64
65
                                    cnt <= cnt - 1;
                              end if;
66
67
68
                         end if:
69
70
                   end if:
              end process;
71
72
        end Behavioral;
```





Base algorithm LCD

```
library IEEE;
use IEEE.std_logic_1164.all;
15
16
     use IEEE.numeric_std.all;
17
18
    entity LCD is
19
        port
20
           i_FPGA_CLK : in STD_LOGIC;
21
22
             i_RST
                              : in STD_LOGIC;
                            : in STD_LOGIC_VECTOR(7 downto 0);
: in STD_LOGIC;
24
           i_DATA
25
                                                                   -- Señal de start
26
27
                                                                 -- 8 Bits ASCII
28
29
    end LCD;
30
31
32
      marchitecture char_print of LCD is
33
            -- Señales para transicion de estados
34
35
            type States is (SO, S1, IDLE, S2, S3, S4, S5, S6, S7, S8);
36
            signal act_state, next_state: States := SO;
37
38
            -- Señal para division de reloj
            signal count: integer range 0 to 2500000 := 0;
39
40
41
      ⊟begin
42
43
            o_RW <= '0';
45
46
47
                 -- DIVISION DE RELOJ PARA RETARDO ENTRE TRANSICIONES DE SM --
    1-00010
48
          process (i_FPGA_CLK)
49
50
51
             if rising_edge(i_FPGA_CLK) then
                 if count = 2500000 then
52
53
                     act_state <= next_state;
                     count <= 0;
54
55
                     count <= count + 1;
56
                 end if:
             end if;
57
58
         end process;
```





```
-- MAQUINA DE ESTADO PARA IMPRESION DE CARACTER --
62
63
             process (act_state)
64
             begin
65
                  case act_state is
66
67
                        -- ESTADOS DE CONFIGURACION --
68
                        when s0 =>
69
                             -- Señales de salida
70
                             o_LCD_DATA <= X"38"; -- Set(dato, matriz)
o_E <= '1'; -- Sube señal
o_RS <= '0'; -- Configuración del o_RS
71
72
73
74
75
                             -- Estado futuro en funcion de entradas
76
77
                             next_state <= S1;</pre>
78
                        when S1 =>
                                          -- BAJA SEÑAL
79
                             -- Señales de salida
o_LCD_DATA <= "00000000"; -- Set(dato, matriz)
80
81
                             o_E <= '0'; -- Baja la señal
o_RS <= '0'; -- Configuración del o_RS
82
83
84
85
                             -- Estado futuro
86
                             next_state <= S2;
```

```
88
                     when S2 => -- Limpia pantalla
89
90
                          -- Señales de salida
                          o_LCD_DATA <= X"01"; -- clear LCD
91
                          O_E <= '1';
O_RS <= '0';
92
93
94
95
                          -- Estado futuro
96
                          next_state <= S3;
97
98
                     when S3 =>
99
                          -- Señales de salida
.00
.01
                          o_LCD_DATA <= "000000000"; -- Set(dato, matriz)
                          o_E <= '0'; -- Baja la señal
o_RS <= '0'; -- Configuración del o_RS
.02
.03
.04
.05
                          -- Estado futuro
.06
                          next_state <= S4;
.07
.08
                     when S4 =>
.09
.10
                          -- Señales de salida
.11
                          o_LCD_DATA <= X"OD"; -- Activar LCD y cursor
.12
                          o_E <= '1';
                          o_RS <= '0';
.13
```





```
115
                                   -- Estado futuro
116
                                 next_state <= S5;
117
                           when S5 =>
118
119
                                 -- Señales de salida
o_LCD_DATA <= "00000000"; -- Set(dato, matriz)
o_E <= '0'; -- Baja la señal
o_RS <= '0'; -- Configuración del o_RS
120
121
122
123
124
125
                                 -- Estado futuro
126
                                 next_state <= IDLE;
127
128
                            -- ESTADOS DE ESPERA E IMPRESION --
129
                                                     -- Estado inactivo cuando esperando señal de inicio
                           when IDLE =>
130
                                 -- Enviamos señales de salida de estado actual o_LCD_DATA <= "00000000";
131
132
                                 O_E <= '0';
O_RS <= '0';
133
134
135
                                 -- Actualizamos estado futuro en funcion de las entradas if i_RST = not '1' then -- El boton es resistencia PULL-UP
136
137
                                 next_state <= S0;
elsif i_ST = '1' then
138
139
                                      next_state <= S6;</pre>
140
```






```
142
                               next_state <= IDLE;
                          end if;
143
144
145
                     when S6 =>
146
                          -- Enviamos señales de salida de estado actual
                          O_LCD_DATA <= "00000000";
147
                          O_E <= '0';
O_RS <= '0';
148
149
150
                          -- Actualizamos estado futuro en funcion de las entradas if i\_RST = not '1' then
151
152
153
                              next_state <= S0;
                          elsif i_ST = '0' then
154
155
                              next_state <= S7;</pre>
156
157
                              next_state <= S6;
158
                          end if;
159
160
                     when s7 =>
161
162
                          -- Señales de salida
                          o_LCD_DATA <= i_DATA;</pre>
163
                          O_E <= '1';
O_RS <= '1';
164
165
 160
                         when s7 =>
 161
 162
                              -- Señales de salida
 163
                              o_LCD_DATA <= i_DATA;
                              O_E <= '1';
O_RS <= '1';
 164
 165
 166
                              -- Estado futuro
  167
  168
                              next_state <= S8;
  169
  170
                         when s8 =>
  171
                              -- Señales de salida
  172
                              o_LCD_DATA <= "000000000"; -- Set(dato, matriz)
  173
                              o_E <= '0'; -- Baja la señal
o_RS <= '0'; -- Configuración del o_RS
  174
  175
  176
                              -- Estado futuro
  177
  178
                              next_state <= IDLE;</pre>
 179
 180
                         when others => null;
 181
                     end case;
 182
                end process;
 183
 184
         end char_print;
```





Hardware of FPGA with UART_RX









Conclusion

The implementation of a state machine for UART reception (UART_RX) on an FPGA emphasized the importance of serial communication protocols in digital systems. The use of UART_RX allowed efficient data reception from a computer terminal to the FPGA, with precise control over the start, data, parity, and stop bits. This type of communication is crucial in applications where devices need to receive data asynchronously without a shared clock signal.

Applications for such systems include connecting microcontrollers, sensors, and other electronic devices, particularly in embedded systems where UART is used for receiving communication from external modules or peripherals. Implementing this technique in FPGAs highlights their flexibility and power in designing custom communication systems.