



# Autonomous University of Querétaro Faculty of Engineering.

Career: Automation Engineer.

Subject: Systems with reconfigurable logic.

Student: Martínez Murillo Omar Yarif. Student: Diego Joel Zúñiga Fragoso.

Student: Daniela del Carmen Manríquez Navarro.

Student: Joselyn Gallegos Abreo.

Practice 12: ADC



UNIVERSIDAD AUTÓNOMA DE QUERÉTARO FACULTAD DE INGENIERÍA





#### **Introduction**

In this practice, an Analog-to-Digital Converter (ADC) module, the ADC0804, was implemented and controlled using an FPGA to convert analog signals into digital outputs. The system uses state machines to manage the ADC's conversion and data read processes, while the converted data is displayed in real-time on a 7-segment display.

The Practice is divided into modular components to simplify the design and functionality:

- Clock Divider: Generates the clock signals needed for ADC operation and display multiplexing.
- ADC Control: Implements the communication protocol with the ADC0804, handling the conversion and retrieval of digital values from analog inputs.
- 7-Segment Display: Displays the converted digital value, decoded into a human-readable format using a Binary-Coded Decimal (BCD) system.

This practice highlights the essential role of ADCs in bridging the analog and digital domains, making it possible to process analog sensor data within digital systems. By leveraging the FPGA's capabilities, the system demonstrates precise control and real-time interaction between components.

### **Methodology**

#### **Step 1: Clock Divider Design**

- A CLK\_DIV module was implemented to generate the necessary clock signals for different system components.
- A 1 kHz clock signal was created to drive the ADC0804 (o\_CLK\_IN), ensuring proper sampling frequency for analog-to-digital conversion.
- Another 1 kHz clock was used for multiplexing the 7-segment display.

The clock divider adjusted the FPGA's base clock (50 MHz) to these lower frequencies using a counter mechanism.





#### **Step 2: ADC Control Component**

- The ADC\_0804LCN component was designed to manage the ADC0804 module.
- ➤ Data Flow:
- 1. When the conversion request (i\_GET) is triggered, the component sends control signals to initiate an analog-to-digital conversion.
- 2. The ADC's interrupt signal (i\_INTR) indicates the completion of the conversion.
- 3. Upon a read request (i\_READ), the digital data (i\_DATA) is retrieved and stored in an internal signal (o\_DATA).
- State Machine:
- ➤ IDLE: Waits for a conversion (i\_GET) or read (i\_READ) request.
- ➤ GET\_ADC: Sends a write signal to initiate the ADC conversion process.
- ➤ READ\_ADC: Sends a read signal to retrieve the converted data and updates the output signal (o\_DATA).

#### **Step 3: Display Management Component**

- The DISPLAY\_BCD component was implemented to decode the 8-bit digital output from the ADC into a Binary-Coded Decimal (BCD) format and display it on a 4-digit, 7-segment display.
- ➤ Data Flow:
- 1. The ADC output is passed through a series of BCD decoders to generate decimal digits.
- 2. These digits are sent sequentially to the display using multiplexing, ensuring efficient use of the 7-segment display.
- State Machine:
- 1. NUM0 to NUM3: Activates each digit of the 4-digit display in sequence and updates its value.

#### **Step 4: Main Code Integration**

- The P12\_ADC entity integrates the clock divider, ADC control, and display components:
- ➤ The clock divider provides the necessary clock signals for both the ADC and the display.





- ➤ The ADC control component manages conversion and data retrieval from the ADC0804.
- ➤ The display component decodes and visualizes the 8-bit digital output in real time.
- User interaction is managed via input buttons:
  - ➤ i\_GET triggers an analog-to-digital conversion.
  - ➤ i\_READ retrieves the converted data and updates the display.

#### **Results**

### Base algorithm LCD

```
library IEEE;
use IEEE.std_logic_1164.all;
           use IEEE.numeric_std.all;
         pentity DISPLAY_BCD is
                  generic
(
  10
  11
  12
                         CLK_FREQ
                                           : INTEGER
  13
                   ):
  14
15
16
17
                          i_CLK
                                               : in STD_LOGIC;
: in STD_LOGIC_VECTOR(7 downto 0);
  18
                     -- I/O fisicos display
o_DISP_SEG : out STD_LOGIC_VECTOR(7 downto 0);
o_DISP_COM : out STD_LOGIC_VECTOR(3 downto 0)
  19
  20
21
22
                                                                                                                     -- 7 segmentos
                                                                                                                  -- 4 comunes
          Lend DISPLAY_BCD;
      parchitecture rtl of DISPLAY_BCD is
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
                  DIVISOR DE RELOJ
                    component CLK_DIV
                         generic
(
                                clk_freq : INTEGER
                               i_out_freq : INTEGER;
i_FPGA_clk : in STD_LOGIC;
o_clk : out STD_LOGIC
                    end component;
signal DISP_CLK : STD_LOGIC;
signal SUM_CLK : STD_LOGIC;
                   MULTIPLEXADO DE DISPLAY --
                    -- Secuencia de comunes de display
type array_4_t is array (0 to 3) of std_logic_vector(3 downto 0); -- Tipo para manejar los comunes
constant com_array : array_4_t :=
```





```
46
                    constant com_array : array_4_t :=
  47
                          "1110",
"1101",
  48
  49
                         "1011".
  50
                         "0111"
  51
  52
  53
                    signal comun_index : integer range 0 to 4;
  54
  55
                    -- Impresion de digitos en display
  56
                    type array_10_t is array (0 to 9) of std_logic_vector(7 downto 0);
  57
                    constant num_array : array_10_t :=
  58
                          "11000000",
"11111001",
  59
  60
                                               1
                         "10100100".
 61
                         "10110000",
  62
                         "10011001",
"10010010",
 63
 64
                         "10000010",
 65
                         "11111000".
 66
                         "10000000",
  67
                         "10011000"
 68
  69
                    );
  70
  71
                    type int_array is array (0 to 3) of integer;
  72
                    signal numbers : int_array := (0, 0, 0, 0);
              component BCD_4bit
76
77
78
79
80
                  port
(
                      i_DATA : in std_logic_vector(3 downto 0);
o_DATA : out std_logic_vector(3 downto 0)
81
82
83
              end component;
84
              signal BCD_DATA_0, BCD_DATA_1, BCD_DATA_2, BCD_DATA_3, BCD_DATA_4, BCD_DATA_5, BCD_DATA_6 : STD_LOG
85
86
                                : std_logic_vector(9 downto 0) := "0000000000";
                                                                                       -- Salida de decoder
              signal BCD DATA
87
88
      begin
89
90
91
                                  -- DECODER BCD 8 BITS --
92
93
          BCD_4bit_0 : BCD_4bit
          94
95
96
97
98
          port map ( i_DATA => BCD_DATA_1(2 downto 0) & i_DATA(3), o_DATA => BCD_DATA_2 );
BCD_4bit_3 : BCD_4bit
99
          port map (i_DATA => '0' & BCD_DATA_0(3) & BCD_DATA_1(3) & BCD_DATA_2(3), o_DATA => BCD_DATA_3 );

BCD_4bit_4 : BCD_4bit

port map (i_DATA => BCD_DATA_2(2 downto 0) & i_DATA(2), o_DATA => BCD_DATA_4 );

BCD_4bit_5 : BCD_4bit
100
101
102
103
```





```
114
115
                                    -- MULTIPLEXADO DE DISPLAY --
116
117
           c_DISP_CLK : CLK_DIV
                                                                       -- Divisor de reloj
118
               generic map ( clk_freq => CLK_FREQ )
               port map ( i_out_freq => 1000, i_FPGA_clk => i_CLK, o_clk => DISP_CLK);
119
120
121
           multiplexado: process (DISP_CLK)
122
123
               if rising_edge(DISP_CLK) then
124
                    -- Enviamos informacion a display seleccionado
125
                   o_DISP_COM <= com_array(comun_index);</pre>
126
                   o_DISP_SEG <= num_array(numbers(comun_index));</pre>
127
128
                    -- Seleccionamos display para proxima impresion
129
                   if (comun_index = 3) then
130
                        comun_index <= 0;</pre>
131
                        comun_index <= comun_index + 1;</pre>
132
133
                   end if:
134
135
               end if;
136
137
           end process;
138
      end rtl;
```

#### Base algorithm BCD

```
library IEEE;
use IEEE.std_logic_1164.all;
 1
 2
 3
     use IEEE.numeric_std.all;
 4
    pentity BCD_4bit is
 5
 6
          port
                            : in STD_LOGIC_VECTOR(3 downto 0);
 8
               i_DATA
 9
                            : out STD_LOGIC_VECTOR(3 downto 0)
              o_DATA
10
     Lend BCD_4bit;
11
12
13
      architecture rtl of BCD_4bit is
14
15
          process (i_DATA)
16
          begin
17
              if (unsigned(i_DATA) >= 5) then
                   o_DATA <= STD_LOGIC_VECTOR(unsigned(i_DATA) + 3);
18
19
    阜
20
                   o_DATA <= i_DATA;
21
              end if;
22
23
          end process;
24
25
      end rtl;
```





#### **Base CLK**

```
library IEEE;
use IEEE.std_logic_1164_all;
     use IEEE.numeric_std.all;
 5
    pentity CLK_DIV is
 6
         generic
          (
 8
              clk_freq
                          : INTEGER -- Frecuencia interna de FPGA (Hz)
 9
          );
10
          port
11
12
              i_out_freq
                               : INTEGER;
                                                            -- Frequencia deseada
13
                             : in STD_LOGIC;
14
              i_FPGA_clk
                                                            -- Señal de reloj base
15
                                 : out STD_LOGIC
16
    end CLK_DIV;
17
18
    □architecture DIV of CLK_DIV is
19
20
21
22
23
          signal clks
                            : INTEGER := 0;
          signal clks_max : INTEGER := clk_freq / (2 * i_out_freq); -- Como conmutamos el re
          signal clk
                          : STD_LOGIC;
24
    □architecture DIV of CLK_DIV is
19
20
21
22
23
          signal clks : INTEGER := 0;
signal clks_max : INTEGER := clk_freq / (2 * i_out_freq); -- Como conmutamos el reloj ocu
signal clk : STD_LOGIC;
          signal clk
24
25
    ₽begin
26
27
         o_clk <= clk;
28
29
          process (i_FPGA_clk) -- Ciclo de reloj para cambio de estado
30
              if rising_edge(i_FPGA_clk) then -- Division de reloj para baudios
31
32
33
                  if clks < clks_max then</pre>
34
                      clks <= clks + 1;
35
                  else
                      clk <= not clk;
36
37
                       clks \ll 0;
                  end if;
38
39
              end if;
40
          end process;
41
42
43
      end architecture;
```





#### Base code ADC

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
10
     entity ADC_0804LCN is
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
                 CLK_FREQ
                                 : INTEGER
            );
            port
(
                  i_CLK
                                 : in STD_LOGIC;
                                                                                     -- Boton para solicitar una conversion
-- Boton para solicitar una lectura
                 i_GET
                                 : in STD_LOGIC;
: in STD_LOGIC;
                 i_READ
                                 : out STD_LOGIC_VECTOR(7 downto 0);
                 o_DATA
                 -- I/O fisicos ADC0804
                                 : in STD_LOGIC;
: in STD_LOGIC_VECTOR(7 downto 0);
: out STD_LOGIC;
                 i_INTR
                                                                                     -- Interrupcion
                                                                                    -- 8 Bits de datos
-- Chip select
                 i_DATA
                 o CS
                                 : out STD_LOGIC;
: out STD_LOGIC;
                 o_RD
                                                                                     -- Lectura
31
                                                                                     -- Escritura
                 o_WR
32
                 o_CLK_IN
                                 : out STD_LOGIC
                                                                                    -- Clock
33
      );
end ADC_0804LCN;
36
37
      parchitecture rtl of ADC_0804LCN is
38
              -- DIVISOR DE RELOJ --
39
                    component CLK_DIV
                          generic
40
41
42
                                clk_freq : INTEGER
43
                          );
44
                          port
45
                                i_out_freq : INTEGER;
i_FPGA_clk : in STD_LOGIC;
46
47
48
                                o_clk : out STD_LOGIC
49
50
                    end component;
51
52
53
54
55
                    signal ADC_CLK : STD_LOGIC;
              -- MAQUINA DE ESTADOS FINITOS --
                    type states is (IDLE, GET_ADCO, GET_ADC1, READ_ADCO, READ_ADC1, READ_ADC2);
signal act_state : states := IDLE;
56
57
58
        begin
59
60
              o_CLK_IN <= ADC_CLK;
```





```
62
63
                                  -- MAQUINA DE ESTADOS FINITOS --
64
65
         c_ADC_CLK : CLK_DIV
             generic map ( clk_freq => CLK_FREQ )
66
67
             port map ( i_out_freq => 1000, i_FPGA_clk => i_CLK, o_clk => ADC_CLK );
68
69
         process (ADC_CLK, i_RST)
70
         begin
   中
             if (i_RST = '1') then
71
                                            -- Detectamos señal RST
72
73
74
                 act_state <= IDLE;</pre>
             elsif (rising_edge(ADC_CLK)) then
75
                 case act_state is
76
77
                      when IDLE =>
                          -- Salidas del estado
o_CS <= '1'; o_WR <= '1'; o_RD <= '1';
78
                          -- NO chip select | NO write | NO read
79
80
                          -- Estado proximo if (i_GET = '1') then
81
82
                                                                       -- Se solicito c
83
                              act_state <= GET_ADC0;</pre>
                          elsif (i_READ = '1' and i_INTR = '0') then -- Se solicito l
84
85
                              act_state <= READ_ADC0;</pre>
86
87
                              act_state <= IDLE;</pre>
                          end if;
88
 121
 122
                            when READ_ADC1 =>
 123
                                 -- Salidas del estado
                                 o_CS <= '0'; o_WR <= '1'; o_RD <= '0';
 124
                                 -- SI chip select | NO write | SI read
 125
 126
                                 -- Estado proximo
 127
 128
                                 act_state <= READ_ADC2;</pre>
 129
                            when READ_ADC2 =>
 130
 131
                                 -- Salidas del estado
                                 o_CS <= '0'; o_WR <= '1'; o_RD <= '1';
 132
 133
                                 -- SI chip select | NO write | SI read
 134
 135
                                 o_DATA <= i_DATA;
 136
 137
                                 -- Estado proximo
 138
                                 act_state <= IDLE;</pre>
 139
 140
                            when others => null;
                        end case;
 141
 142
 143
                   end if;
 144
 145
              end process;
 146
 147
       end architecture;
 148
```





#### Base code main

```
library IEEE;
use IEEE.std_logic_1164.all;
     use IEEE.numeric_std.all;
10
    □entity P12_ADC is
11
12
          generic
13
14
              CLK_FREQ : INTEGER := 50000000
15
          );
16
          port
17
18
              i_CLK
                           : in STD_LOGIC;
                                                                        -- Señal de reloj bas
19
              i_RST
                           : in STD_LOGIC;
                                                                       -- Reinicio total
20
21
22
                           : in STD_LOGIC;
                                                                       -- Boton para solicit
              i_GET
                           : in STD_LOGIC;
                                                                       -- Boton para solicit
              i_READ
23
24
              -- I/O fisicos ADC0804
25
              i_INTR
                          : in STD_LOGIC;
: in STD_LOGIC_VECTOR(7 downto 0);
                                                                       -- Interrupcion
26
              i_DATA
                                                                       -- 8 Bits de datos
27
              o_CS
                           : out STD_LOGIC;
: out STD_LOGIC;
                                                                       -- Chip select
                                                                       -- Lectura
28
              o_RD
29
              o_WR
                            : out STD_LOGIC;
                                                                       -- Escritura
30
              o_CLK_IN
                         : out STD_LOGIC;
                                                                        -- Clock
31
32
              -- I/O fisicos display
              o_DISP_SEG : out std_logic_vector(7 downto 0);
                                                                      -- 7 segmentos
33
34
            o_DISP_COM : out std_logic_vector(3 downto 0)
                                                                     -- 4 comunes
```

```
DIST_COM . ONE SEN_TOGIC_VECCOTES NOMICE OF
35
36
      end P12_ADC;
37
    □architecture rtl of P12_ADC is
38
39
40
          signal RDY : STD_LOGIC := '0';
41
42
          -- DIVISOR DE RELOJ --
43
              component CLK_DIV
44
                   generic
45
46
                       clk_freq : INTEGER
47
                   );
48
                   port
49
                       i_out_freq : INTEGER;
i_FPGA_clk : in STD_LOGIC;
50
51
52
                       o_clk : out STD_LOGIC
53
                   );
               end component;
54
55
               signal ADC_CLK : STD_LOGIC;
56
57
          -- MAQUINA DE ESTADOS FINITOS --
58
               type states is (IDLE);
59
               signal act_state : states := IDLE;
60
61
          -- DISPLAY CON DECODER BCD DE 8 BITS --
```






```
62
                   component DISPLAY_BCD
63
                         generic
64
65
                              CLK_FREQ : INTEGER
                        );
66
67
                         port
68
                              i_CLK : in STD_LOGIC;
i_DATA : in STD_LOGIC_VECTOR(7 downto 0);
o_DISP_SEG : out STD_LOGIC_VECTOR(7 downto 0);
o_DISP_COM : out STD_LOGIC_VECTOR(3 downto 0)
69
70
71
72
73
74
                   end component;
75
76
             -- Modulo ADC0804LCN --
77
                   component ADC_0804LCN
                         generic
78
79
80
                              CLK_FREQ : INTEGER
                         );
81
82
                         port
83
84
                               i_CLK : in STD_LOGIC;
85
                              i_RST : in STD_LOGIC;
86
                               i_GET : in STD_LOGIC;
                              i_READ : in STD_LOGIC;
o_DATA : out STD_LOGIC_VECTOR(7 downto 0);
87
88
89
```

```
i_INTR : in STD_LOGIC;
i_DATA : in STD_LOGIC_VECTOR(7 downto 0);
 90
 91
92
93
94
95
96
97
98
                             o_CS : out STD_LOGIC;
                             o_RD : out STD_LOGIC;
o_WR : out STD_LOGIC;
o_CLK_IN : out STD_LOGIC
                   end component;
                   signal DATA : STD_LOGIC_VECTOR(7 downto 0);
 99
100
101
102
103
                           -- IMPRESION DE BITS DE ADC EN DISPLAY DE 7 SEG --
104
105
             c_DISPLAY_BCD : DISPLAY_BCD
                  generic map ( clk_freq => CLK_FREQ )
port map ( i_CLK => i_CLK, i_DATA => DATA, o_DISP_SEG => o_DISP_SEG, o_DISP_COM => o_DISP_COM)
106
107
108
109
\begin{array}{c} 110 \\ 111 \end{array}
                                                -- MODULO ADC0804LCN --
112
             c_ADC_0804LCN : ADC_0804LCN
113
                   generic map ( CLK_FREQ => CLK_FREQ )
114
                   port map ( i_CLK => i_CLK, i_RST => not i_RST, i_GET => i_GET, i_READ => i_READ, o_DATA => DAT
115
      end architecture;
```





#### Hardware of ADC



#### **Conclusion**

The implementation of an Analog-to-Digital Converter (ADC) system using an FPGA highlighted the critical role of ADCs in bridging analog inputs and digital processing. By modularizing the design into clock management, ADC control, and display components, the system achieved precise and efficient operation.

ADC Control: The ADC0804 integration demonstrated reliable conversion of analog signals into digital values, showcasing the importance of standardized communication protocols in interfacing with external modules.

Display Management: The use of a BCD decoder and multiplexed 7-segment display provided an intuitive and real-time visualization of the





converted data, emphasizing the need for user-friendly outputs in embedded systems.

Modular Design: Dividing the project into distinct components enabled seamless integration, scalability, and ease of debugging, which are essential for complex digital designs.