



Autonomous University of Querétaro Faculty of Engineering.

Career: Automation Engineer.

Subject: Systems with reconfigurable logic.

Student: Martínez Murillo Omar Yarif. Student: Diego Joel Zúñiga Fragoso.

Student: Daniela del Carmen Manríquez Navarro.

Student: Joselyn Gallegos Abreo.

Practice 11: DAC



UNIVERSIDAD AUTÓNOMA DE QUERÉTARO **FACULTAD** DE INGENIERÍA





Introduction

In this practice, a Digital-to-Analog Converter (DAC) was implemented using an FPGA to demonstrate the conversion of digital signals into precise analog outputs. The project uses the MCP4802 DAC, controlled via the SPI protocol, to generate analog voltage levels based on digital inputs. Additionally, a 7-segment display is integrated to show the selected voltage level in real-time.

The design is structured into components:

- DAC Control: Manages communication with the MCP4802 DAC, sending 12-bit data for voltage configuration.
- Display Management: Handles the 7-segment display, providing visual feedback on the selected output voltage.
- Clock Divider: Generates the necessary clock signals for SPI communication and display multiplexing.
- This practice highlights the importance of combining hardware components like DACs and displays with the logic of an FPGA to create a versatile and programmable system for analog signal generation.

Methodology

Step 1: Clock Divider Design

A clock divider (CLK_DIV) was implemented to generate specific frequencies required for different system components.

- For SPI communication with the MCP4802 DAC, the clock frequency was set to 1 MHz.
- For the 7-segment display multiplexing, a frequency of 1 kHz was generated.

The clock divider adjusts the FPGA's base clock (50 MHz) to these desired frequencies using a counter-based logic.





Step 2: DAC Communication Component

- A DAC_MCP4802 component was created to control the MCP4802 DAC using the SPI protocol.
- ➤ Data Flow:
- 1. On receiving a start signal (i_ST), the DAC configuration (i_DAC_CONF) and voltage (i_DAC_VOLT) are concatenated to form the 12-bit SPI data.
- 2. The 12-bit data is sent bit-by-bit to the DAC via the o_SDI pin, synchronized with the SPI clock (o_SCK).
- 3. A latch signal (o_LDAC) is triggered to update the DAC output after the data transmission.
- State Machine:
- ➤ IDLE: Waits for the start signal.
- ➤ WAIT_ST: Ensures no multiple activations occur.
- ➤ SEND_DATA: Sends 12 bits of data sequentially to the DAC.
- ➤ LATCH_DAC: Triggers the latch signal to finalize the DAC output update.

Step 3: Display Management Component

- The DISPLAY_PRINT component was developed to handle a 2-digit 7-segment display.
- ➤ Data Flow:
- 1. Input voltage levels (i_NUM0 and i_NUM1) are formatted into two 8-bit binary values representing decimal digits.
- 2. The values are multiplexed and displayed on the 7-segment display.
- State Machine:
- 1. NUM0: Activates the first digit and displays the lower voltage value.
- 2. NUM1: Activates the second digit and displays the higher voltage value.

Step 4: Main Code Integration

- The P11_DAC entity integrated the clock divider, DAC communication, and display components.
- ➤ The DAC voltage levels are predefined (DAC_VOLT) and mapped to specific button inputs (i_SEL).





- ➤ On a start signal (i_ST):
- 1. The selected voltage level is updated on the 7-segment display using DISPLAY_PRINT.
- 2. The DAC is configured and updated with the selected voltage using DAC_MCP4802.
- A ready signal (o_RDY) indicates when the system is prepared for new inputs.

Results

Base algorithm LCD

```
library IEEE;
 2
3
4
5
6
7
      use IEEE.std_logic_1164.all;
      use IEEE.numeric_std.all;
    entity DISPLAY_PRINT is
           generic
 8
                CLK_FREQ : INTEGER
10
           );
11
12
13
                i_CLK
                              : in STD_LOGIC;
                                                                               -- Señal de reloj base
14
                i_RST
                              : in STD_LOGIC;
                                                                               -- Reinicio total
15
                              : in STD_LOGIC_VECTOR(7 downto 0);
: in STD_LOGIC_VECTOR(7 downto 0);
16
                i_NUMO
17
18
19
                -- I/O fisicos display
             o_DISP_SEG : out STD_LOGIC_VECTOR(7 downto 0);
o_DISP_COM : out STD_LOGIC_VECTOR(1 downto 0)
20
                                                                             -- 7 segmentos
                                                                            -- 2 comunes
21
22
23
      end DISPLAY_PRINT;
24
    parchitecture rtl of DISPLAY_PRINT is
25
26
           -- DIVISOR DE RELOJ -
27
                component CLK_DIV
                     generic
```





```
29
                        clk_freq : INTEGER
31
                    );
32
                    port
33
                        i_out_freq : INTEGER;
i_FPGA_clk : in STD_LOGIC;
o_clk : out STD_LOGIC
34
35
36
37
38
               end component;
39
40
               signal DISP_CLK : STD_LOGIC;
41
42
           -- MAQUINA DE ESTADOS FINITOS --
43
               type states is (NUMO, NUM1);
44
               signal act_state : states := NUMO;
45
46
     begin
47
48
    中
49
                                      -- MAQUINA DE ESTADOS FINITOS --
50
51
          c_DISP_CLK : CLK_DIV
52
               generic map ( clk_freq => CLK_FREQ )
               port map ( i_out_freq => 1000, i_FPGA_clk => i_CLK, o_clk => DISP_CLK );
53
54
55
          process (DISP_CLK, i_RST)
    中
          begin
              if (i_RST = '1') then
57
                                                -- Detectamos señal RST
    中
58
                   act_state
                               <= NUM0;
59
    上日日
60
              elsif (rising_edge(DISP_CLK)) then
61
                   case act_state is
62
                       when NUMO =>
                                                                  -- Multiplexado de 1er display
63
                            -- Salidas de estado actual
64
                           o_DISP_SEG <= i_NUM0; o_DISP_COM <= "01";
65
66
                           -- Estado de siguiente ciclo
                           act_state <= NUM1;</pre>
67
68
69
                       when NUM1 =>
                                                                  -- Multiplexado de 2do display
70
                            -- Salidas de estado actual
71
72
73
                           o_DISP_SEG <= i_NUM1; o_DISP_COM <= "10";
                           -- Estado de siguiente ciclo
74
                           act_state <= NUM0;</pre>
75
76
                       when others => null;
77
                   end case;
78
79
              end if;
80
          end process;
81
82
83
     end architecture;
```





Base algorithm CLK

```
library IEEE;
use IEEE.std_logic_1164.all;
  2
 3
      use IEEE.numeric_std.all;
 5
    pentity CLK_DIV is
 6
7
         generic
          (
 8
              clk_freq
                                           -- Frecuencia interna de FPGA (Hz)
                         : INTEGER
 9
          );
10
          port
11
12
                                                     -- Frequencia deseada
              i_out_freq
                             : INTEGER;
13
              i_FPGA_clk
                                                     -- Señal de reloj base
14
                            : in STD_LOGIC;
15
              o_c1k
                             : out STD_LOGIC
16
      end CLK_DIV;
17
18
    parchitecture DIV of CLK_DIV is
19
 20
21
                         : INTEGER := 0;
          signal clks
22
          signal clks_max : INTEGER := clk_freq / (2 * i_out_freq); -- Como conmut
23
          signal clk
                        : STD_LOGIC;
24
25
    ⊟begin
26
27
         o_clk <= clk;
28
28
29
         process (i_FPGA_clk) -- Ciclo de reloj para cambio de estado
   中
30
         begin
31
32
             33
                 if clks < clks_max then
34
                     clks <= clks + 1;
35
                 else
36
                     clk <= not clk;</pre>
37
                     c1ks \leftarrow 0;
38
                 end if;
39
40
             end if;
41
         end process;
42
43
     end architecture;
```



begin

Universidad Autónoma De Querétaro Facultad de Ingeniería



Base DAC

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity DAC_MCP4802 is
         CLK_FREQ : INTEGER
     ):
                   : in STD_LOGIC;
: in STD_LOGIC;
                                                                -- Señal de reloj base
         i CLK
         i_RST
                                                                -- Reinicio total
                                                               -- Señal de start
-- 4 Bits para configuracion de DAC
-- 8 Bits para resolucion de voltaje analogico
         i_ST : in STD_LOGIC;
i_DAC_CONF : in STD_LOGIC_VECTOR(3 downto 0);
i_DAC_VOLT : in STD_LOGIC_VECTOR(7 downto 0);
                     : out STD_LOGIC;
                                                                -- Ready
         -- Salidas fisicas MCP4802
o_SDI : out STD_LOGIC;
o_SCK : out STD_LOGIC;
o_CS : out STD_LOGIC;
                                                                -- Datos seriales
-- Señal de reloj
         o SDI
                                                                -- Chip select
                                                                -- Latch DAC
         o_LDAC
                      : out STD_LOGIC
Lend DAC_MCP4802;
      parchitecture rtl of DAC_MCP4802 is
              -- DIVISOR DE RELOJ --
                    component CLK_DIV
                          generic
                                 clk_freq : INTEGER
                          );
                          port
                                 i_out_freq : INTEGER;
i_FPGA_clk : in STD_LOGIC;
                                 o_clk : out STD_LOGIC
                          );
                    end component;
                    signal DAC_CLK : STD_LOGIC;
                    constant DAC_FREQ : INTEGER := 1000000;
              -- MAQUINA DE ESTADOS FINITOS --
                    type states is (IDLE, WAIT_ST, SEND_DATA, LATCH_DAC);
                    signal act_state : states := IDLE;
                    signal DAC_DATA : STD_LOGIC_VECTOR(11 downto 0);
                    signal bit_index : integer range 0 to 16;
                    signal EN_SCK : STD_LOGIC := '0';
```





Base code

```
library IEEE;
use IEEE.std_logic_1164.all;
 use IEEE.numeric_std.all;
entity P11_DAC is
     generic
         CLK_FREQ : INTEGER := 50000000
     );
     port
         i_CLK
                     : in STD_LOGIC;
                                                               -- Señal de reloj base
         i_RST
                                                              -- Reinicio total
                     : in STD_LOGIC;
                     : in STD_LOGIC_VECTOR(1 downto 0);
                                                              -- Botones de seleccion
         i_SEL
         i_ST
                     : in STD_LOGIC;
                                                              -- Boton de start
         o_RDY
                     : out STD_LOGIC;
                                                               -- Ready
         -- I/O fisicos MCP4802
         o_SDI : out STD_LOGIC;
                                                              -- Datos seriales
                     : out STD_LOGIC;
: out STD_LOGIC;
         o_SCK
                                                              -- Señal de reloj
         o_CS
                                                              -- Chip select
                : out STD_LOGIC;
                                                              -- Latch DAC
         o_LDAC
         -- I/O fisicos display
         o_DISP_SEG : out std_logic_vector(7 downto 0); -- 7 segmentos
```






```
parchitecture rtl of P11_DAC is
     signal RDY : STD_LOGIC := '0';
     -- DAC MCP4802 --
         component_DAC_MCP4802 is
             generic
                 CLK_FREQ : INTEGER
             port
(
                  i_CLK
                             : in STD_LOGIC;
                                                                       -- Señal de reloj base
                  i_RST
                             : in STD_LOGIC;
                                                                       -- Reinicio total
                 i_ST : in STD_LOGIC;
i_DAC_CONF : in STD_LOGIC_VECTOR(3 downto 0);
i_DAC_VOLT : in STD_LOGIC_VECTOR(7 downto 0);
                                                                       -- Señal de start
                                                                       -- 4 Bits para configuracion de
                                                                       -- 8 Bits para resolucion de vol
                              : out STD_LOGIC;
                                                                       -- Ready
                  -- Salidas fisicas MCP4802
                         : out STD_LOGIC;
: out STD_LOGIC;
                  o_SDI
                                                                       -- Datos seriales
                  o_SCK
                                                                       -- Señal de reloj
                  o_CS
                             : out STD_LOGIC;
                                                                       -- Chip select
                 o_LDAC
                             : out STD_LOGIC
                                                                        -- Latch DAC
    -- DISPLAY --
         component DISPLAY_PRINT is
              generic
                  CLK_FREQ : INTEGER
             );
             port
                               : in STD_LOGIC;
                                                                             -- Señal de reloj base
                  i_CLK
                               : in STD_LOGIC;
                                                                              -- Reinicio total
                  i_RST
                  i_NUMO
                               : in STD_LOGIC_VECTOR(7 downto 0);
                               : in STD_LOGIC_VECTOR(7 downto 0);
                  -- I/O fisicos display
                  o_DISP_SEG : out STD_LOGIC_VECTOR(7 downto 0); -- 7 segmentos
                  o_DISP_COM : out STD_LOGIC_VECTOR(1 downto 0)
                                                                             -- 2 comunes
             );
         end component;
         type array_2 is array(0 to 1) of std_logic_vector(7 downto 0); signal DISP_NUM : array_2 := ("01000000", "11000000");
                                                                                       -- 0.0
         type array_4_2 is array (0 to 3) of array_2;
```





Hardware of DAC



Conclusion

The implementation of a Digital-to-Analog Converter (DAC) using an FPGA demonstrated the effective integration of digital control and analog signal generation. By dividing the design into modular components—clock management, DAC communication, and display handling—the system achieved precise and synchronized operation.





DAC Communication: The use of the MCP4802 DAC allowed for smooth and accurate conversion of digital signals to analog outputs, showcasing the importance of SPI protocol in interfacing with external devices.

Display Management: The 7-segment display provided real-time feedback, enabling users to visually confirm the selected voltage level, highlighting the role of human-readable interfaces in embedded systems.

Modular Design: The component-based approach ensured flexibility, scalability, and easier debugging, making it a robust foundation for future extensions or adaptations.

This practice underscores the significance of combining hardware and digital logic to bridge the gap between digital processing and analog control, with applications in fields such as signal processing, instrumentation, and control systems. The methodology and results demonstrate how FPGAs can effectively control complex systems with precision and efficiency.