



Autonomous University of Querétaro Faculty of Engineering.

Career: Automation Engineer.

Subject: Systems with reconfigurable logic.

Student: Martínez Murillo Omar Yarif. Student: Diego Joel Zúñiga Fragoso.

Student: Daniela del Carmen Manríquez Navarro.

Student: Joselyn Gallegos Abreo.

Practice 4: SDLR



UNIVERSIDAD AUTÓNOMA DE QUERÉTARO FACULTAD DE INGENIERÍA





Introduction

The concepts of half-adder and full-adder are explored, which allow for the addition of two binary numbers, including carry between different bit positions. The practice covers both the implementation of cascaded adders and the use of a carry look-ahead (CLA) technique to reduce the delay in multi-bit additions. For the subtractor, the foundation of addition was used, along with the two's complement to perform binary subtraction, which is essential for obtaining negative results in binary systems. The comparator is a circuit that compares two binary words and determines whether one is greater than, less than, or equal to the other. This practice includes the design of single-bit and multi-bit comparators, using cascading techniques to extend the size of the words. The multiplier circuit is also combinational and allows for the multiplication of two binary numbers. Various variables related to the multiplier are explored.

Methodology

Step 1: Comparator

- The process starts with the comparator. First, the configuration is set up in Aldec-Active.
- The entity is declared, followed by the architecture, where a half comparator is defined using the formulas discussed during the session.
- Then, the full comparator is declared within the architecture, along with its respective formulas.
- A test bench is developed in Aldec-Active to verify the comparison results.
- Once this is completed, the configuration is transferred to Quartus, where the input and output pins are assigned, and the program is loaded onto the FPGA. The program displays three results on the FPGA's displays.

Step 2: Adder

• Next, the adder is configured again in Aldec-Active, where the entity and architecture are defined.





- The architecture includes the adder formula presented in the session.
- A test bench is developed, and once verified, the configuration is transferred to Quartus. The input and output pins are assigned, and the program is loaded.
- The same procedure is repeated for the adder using the CLA method.

Step 3: Subtractor

- The subtractor is developed based on the adder, with the addition of the two's complement.
- This is then transferred to Quartus and programmed.

Step 4: Multiplier

• Lastly, the multiplier is developed by repeating the steps and using the corresponding formula.

Results

Base algorithm Comparator

```
library IEEE;
    use IEEE.std logic 1164.all;
    entity compa is
 4
5
         port(
         A: in std_logic_vector(1 downto 0);
 6
7
         B: in std_logic_vector(1 downto 0);
 8
         G1: out std logic;
9
         E1: out std_logic;
10
         L1: out std logic
11
         );
    end compa;
12
13
    Architecture cl of compa is
    signal GO: std_logic;
signal EO: std_logic;
signal LO: std_logic;
17
18
   begin
19
          -- medio comparador
20
         G0 \leftarrow ((A(0) AND (NOT B(0))));
21
         E0 \leftarrow (NOT(A(0) \text{ xor } B(0)));
         L0 \leftarrow ((NOT A(0))AND B(0));
22
23
         --Comparador completo
24
         G1<= G0 or ((A(1) AND (NOT B(1))));
25
         E1 \le E0 and (NOT(A(1) \times B(1)));
         L1 \le L0 or ((NOT A(1))AND B(1));
26
    end cl:
```






Test Bench

```
component Compa
 8
        port(
9
        A: in
               std_logic_vector(1 downto 0);
10
        B: in std_logic_vector(1 downto 0);
11
        G1: out std_logic;
12
        El: out std logic;
13
        L1: out std logic
14
15
16
    end component;
17
    signal A,B:std logic vector(1 downto 0); --Entradas
18
    signal G1,E1,L1:std_logic; --Salidas
19
20
21
    begin
22
        inicio: Compa port map (A=>A,B=>B,G1=>G1,E1=>E1,L1=>L1);
23
        Parasimu: process
24
        begin
25
        A<="00"; B<="00";
                           wait for 10ns;
26
        A<="00"; B<="01";
                           wait for 10ns;
27
        A<="00"; B<="10";
                           wait for 10ns;
                           wait for 10ns;
28
        A<="00"; B<="11";
        A<="01"; B<="00";
29
                           wait for 10ns;
        A<="01"; B<="01";
30
                           wait for 10ns;
        A<="01"; B<="10";
31
                           wait for 10ns;
        A<="01"; B<="11";
32
                           wait for 10ns;
        A<="10"; B<="00";
33
                           wait for 10ns;
34
        A<="10"; B<="01";
                           wait for 10ns;
```

Simulation







Base algorithm of Adder

```
library IEEE;
2
    use IEEE.std_logic_1164.all;
    entity sumador is
4
5
         generic(
              n: integer:=3
78
         );
         port(
              A, B: in std_logic_vector(n-1 downto 0);
              Ci: in std_logic;
S: out std_logic_vector(n-1 downto 0);
Co: out std_logic
10
12
13
14
         );
    end sumador;
15
16
17
18
19
    Architecture suma of sumador is
    signal carry: std_logic_vector(n downto 0);--por si se desborda
         process (A,B, Ci, Carry)
20
21
22
              carry(0)<=Ci;</pre>
               for i in 0 to n-1 loop
                    S(i) \le A(i) \times B(i) \times Carry(i);
                    carry(i+1) \leftarrow (A(i) \text{ and } B(i)) \text{ or } (A(i) \text{ and } Carry(i)) \text{ or } (carry(i) \text{ and } B(i));
               end loop;
               Co<=Carry(n);
          end process;
    end suma;
```

Test Bench

```
18
        end component;
19
20
        signal A, B, S: std_logic_vector(2 downto 0); -- Entradas
        signal Ci, Co: std_logic; -- Salidas
21
22
23
    begin
        inicio: sumador
24
25
            generic map (n => 3) -- Se establece el genérico 'n' en 2
            port map (A => A, B => B, Ci => Ci, Co => Co, S => S);
26
27
28
        Parasimu: process
29
        begin
30
            Ci <= '0'; -- Inicializar 'Ci' al valor deseado
            A <= "000"; B <= "000"; wait for 10 ns;
31
            A <= "000"; B <= "001"; wait for 10 ns;
32
            A <= "000"; B <= "010"; wait for 10 ns;
33
            A <= "000"; B <= "011"; wait for 10 ns;
34
35
            A <= "001"; B <= "000"; wait for 10 ns;
            A <= "001"; B <= "001"; wait for 10 ns;
36
            A <= "001"; B <= "010"; wait for 10 ns;
37
            A <= "001"; B <= "011"; wait for 10 ns;
39
            A <= "010"; B <= "000"; wait for 10 ns;
40
            A <= "010"; B <= "001"; wait for 10 ns;
41
            A <= "010"; B <= "010"; wait for 10 ns;
            A <= "010"; B <= "011"; wait for 10 ns;
42
            A <= "011"; B <= "000"; wait for 10 ns;
43
```





Simulation

Signal name	Value	20 40	60 80	100 120	140
± лг A	3	0 X	1 X	2	3 160 ns
⊞ ur B	3	0 1 2 3 0 1	1 2 3 0 0	1 2 3 0	1 2 3
± ur S	6	0 1 2 3 1 1	2 X 3 X 4 X 2 X	3 X 4 X 5 X 3	X 4 X 5 X 6
лг Сі	0				
лг Со	0				

Base algorithm of Adder CLA

```
library IEEE;
     use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
 5
6
7
     entity CLA_Sumador is
           generic(
               n : integer := 2 -- Cambia 'n' según el número de bits que desees sumar
 8
           );
           port(
                A, B: in std_logic_vector(n-1 downto 0);
Ci: in std_logic;
S: out std_logic_vector(n-1 downto 0);
Co: out std_logic
10
11
13
14
15
     end CLA_Sumador;
16
     architecture Suma_CLA of CLA_Sumador is signal G, P: std_logic_vector(n-1 downto θ); -- Señales de generación y propagación de acarreo signal C: std_logic_vector(n downto θ); -- Señales de acarreo intermedio (C(θ) es Ci)
17
18
19
20
           -- Calcular señales de generación (G) y propagación (P) G <= A and B; -- G(i) = A(i) AND B(i) P <= A or B; -- P(i) = A(i) OR B(i)
21
23
24
25
            -- Acarreo inicial
           C(0) <= Ci;
26
27
28
              -- Calcular los acarreos utilizando las señales de generación y propagación
29
              C(1) \leftarrow G(0) or (P(0)) and C(0);
              C(2) \leftarrow G(1) \text{ or } (P(1) \text{ and } C(1));
30
              C(3) \iff G(2) \text{ or } (P(2) \text{ and } C(2));
31
              C(4) \leftarrow G(3) \text{ or } (P(3) \text{ and } C(3));
32
              -- Calcular la suma
34
35
              S <= A xor B xor C(n-1 downto 0);
36
37
               -- Acarreo de salida
38
              Co \ll C(n);
39
40
       end Suma_CLA;
```





Base algorithm of Subtractor

```
library IEEE;
     use IEEE.std_logic_1164.all;
     use IEEE.numeric_std.all;
 5
6
7
     entity restador is
          generic(
               n: integer := 3 -- Tamaño del vector
 8
          port(
10
                A, B: in std_logic_vector(n-1 downto 0);
                Ci: in std_logic;
11
                S_out: out std_logic_vector(n-1 downto 0);
               --S: out std_logic_vector(n-1 downto 0);
Co: out std_logic
13
14
15
16
17
          );
     end restador;
18
19
     architecture resta of restador is
          signal carry: std_logic_vector(n downto 0); -- Señal de acarreo
signal B_neg: std_logic_vector(n-1 downto 0); -- Señal para almacenar el complemento de B
20
          signal S: std_logic_vector(n-1 downto 0);
signal H: std_logic_vector(n-1 downto 0);
--signal S_out: std_logic_vector(n-1 downto 0);
--signal S_out: std_logic_vector(n-1 downto 0);
22
23
24
           --signal Ci: std_logic;
              orghus or. osu_sogre,
 26
             -- Proceso para realizar la resta
 28
            process (A, B, Ci,carry,B_neg,H,S)
 29
 30
                 -- Generar el complemento a 2 de B
 31
32
33
34
35
36
                B_neg <= std_logic_vector(unsigned(not B) + 1);</pre>
                H<=B_neg;
                carry(0) <=Ci;
                 -- Realizar la suma de A y el complemento a 2 de B (es equivalente a A - B)
                 for i in 0 to n-1 loop
 37
38
                     S(i) <= A(i) xor B_neg(i) xor carry(i);
                      carry(i+1) \leftarrow (A(i) \text{ and } B_neg(i)) \text{ or } (A(i) \text{ and } carry(i)) \text{ or } (B_neg(i) \text{ and } carry(i));
 39
                 end loop;
 40
                 Co <= carry(n);
       -- Si S(0) es 1, aplicar complemento a 2 a S
if S(2) = '1' then
 42
 43
                      S_out <= std_logic_vector(unsigned(not S) + 1);</pre>
 44
                 else
 45
                     S_out <= S; -- Si no, simplemente pasa el valor de S
 46
                 end i\overline{f};
 47
 48
 49
            end process;
 51
      end resta;
```





Test Bench

```
library IEEE;
    use IEEE.std_logic_1164.all;
 4
    entity REST_TB is
 5
    end REST_TB;
 6
 7
    architecture TB of REST TB is
 8
         component restador
 9
             generic(
10
                 n: integer := 3 -- Tamaño del vector para A y B
11
             ):
12
             port(
13
                 A, B: in std logic vector(n-1 downto 0);
14
                 Ci: in std logic;
                 --S: out std_logic_vector(n-1 downto 0);
--H: out std_logic_vector(n-1 downto 0);
15
16
                 S_out: out std_logic_vector(n-1 downto 0);
17
18
                 Co: out std logic
19
20
21
             );
22
         end component;
23
24
         signal A, B, S,H,S_out: std_logic_vector(2 downto 0); -- Entradas
25
         signal Ci, Co: std logic; -- Señales para acarreo
27
    begin
         -- Instancia del restador
28
29
        inicio: restador
30
             generic map (n => 3)
31
             port map (A => A, B => B, Ci => Ci, Co => Co,S_out=>S_out);
32
33
         -- Proceso de simulación para aplicar las señales de prueba
34
        Parasimu: process
35
        begin
36
              Ci <= '0'; -- Inicializar 'Ci' al valor deseado
37
             A <= "000"; B <= "000"; wait for 10 ns;
             A <= "000"; B <= "001"; wait for 10 ns;
38
             A <= "000"; B <= "010"; wait for 10 ns;
39
             A <= "000"; B <= "011"; wait for 10 ns;
40
             A <= "001"; B <= "000"; wait for 10 ns;
41
             A <= "001"; B <= "001"; wait for 10 ns;
42
             A <= "001"; B <= "010"; wait for 10 ns;
43
             A <= "001"; B <= "011"; wait for 10 ns;
44
45
             A <= "010"; B <= "000"; wait for 10 ns;
46
             A <= "010"; B <= "001"; wait for 10 ns;
47
             A <= "010"; B <= "010"; wait for 10 ns;
48
             A <= "010"; B <= "011"; wait for 10 ns;
             A <= "011"; B <= "000"; wait for 10 ns;
49
50
             A <= "011"; B <= "001"; wait for 10 ns;
             A <= "011"; B <= "010"; wait for 10 ns;
51
             A <= "011"; B <= "011"; wait for 10 ns;
52
```





Simulation

Signal name	Value	20	9 40	60	80	100	120 140
⊞ лr A	3	0	Х	1	X	2	3 160
⊞ лr B	3	0 X 1 X	2 (3 (0	(1)(2)(3 X 0 X	1 / 2 / 3	0 1 2 3
⊞ лr S	U				U		
⊞лrH	U				U		
⊞ лг S_out	0	0 X 1 X	2 / 3 / 1	0 1 1	2 X 2 X	1 X 0 X 1	X 3 X 2 X 1 X 0
лг Сі	0						
лг Со	1						

Codes in Quartus

Comparator

```
library IEEE;
      2
                    use IEEE.std_logic_1164.all;
      3
                    use IEEE.numeric_std.all;
      4
                pentity Comparador is
      5
      6
7
                            port(
                            clock:in std_logic;
      8
                            A: in std_logic_vector(1 downto 0);
      9
                            B: in std_logic_vector(1 downto 0);
   10
                            o_segmentos: out std_logic_vector(7 downto 0);
                                                                                                                                                                -- Salida p
   11
                            o_comunes: out std_logic_vector(3 downto 0)
   12
   13
                    end Comparador;
   14
                □architecture Multiplexado of Comparador is
   15
   16
                                  -- Las señales son variables que no tienen un pin asignado
   17
   18
                               signal count
                                                                                    : integer range 0 to 10000;
   19
                               signal comun_index : integer range 0 to 4;
                          constant A_Letter
                                                                            : std_logic_vector(7 downto 0) := "10001000";
21
                          constant B_Letter : std_logic_vector(7 downto 0) := "10000011"
22
23
                          constant C_Letter : std_logic_vector(7 downto 0) := "11000110"
                         24
25
26
27
28
29
30
31
                          constant L_Letter : std_logic_vector(7 downto 0) := "11000111
32
                          constant M_Letter : std_logic_vector(7 downto 0) := "10110000"
33
                                                                             : std_logic_vector(7 downto 0) := "11001000"
34
                          constant N_Letter
                          constant N2_Letter : std_logic_vector(7 downto 0) := "10101010"
35
                          constant O_Letter : std_logic_vector(7 downto 0) := "11000000"
36
                         constant o_Letter
constant p_Letter
constan
37
38
39
40
41
42
43
```





```
46
          signal letter1
                               : std_logic_vector(7 downto 0):=I_Letter;
47
          signal letter2
                                : std_logic_vector(7 downto 0):=G_Letter;
          signal letter3
                                : std_logic_vector(7 downto 0):=U_Letter;
48
          signal letter4
                                : std_logic_vector(7 downto 0):=A_Letter;
49
50
          --Operaciones de señales
51
          signal GO: std_logic;
52
          signal E0: std_logic;
53
          signal LO: std_logic;
          signal G1: std_logic;
54
55
          signal E1: std_logic;
56
          signal L1: std_logic;
    □begin
57
     -- Reloj para delay de multiplexado
58
          delay_clock : process (clock)
59
60
          begin
61
              if rising_edge(clock) then
    自中国中山
62
                   if count < 10000 then
63
                       count <= count + 1;
64
65
                       if comun_index < 4 then
66
                           comun_index <= comun_index + 1;</pre>
67
                       else
68
                           comun_index <= 0;
```

```
71
                        count <= 0;
72
                   end if;
               end if;
73
74
           end process;
75
            -- Impresion de display individual
76
77
           display_print : process (comun_index)
78
           begin
79
               case comun_index is
80
                   when 0 =>
                        o_comunes <= "0111";
81
82
                        o_segmentos <= letter1;
83
                   when 1 =>
                        o_comunes <= "1011":
84
85
                        o_segmentos <= letter2;</pre>
86
                   when 2 =>
                        o_comunes <= "1101";
87
88
                        o_segmentos <= letter3;</pre>
89
                   when 3 =>
90
                        o_comunes <= "1110":
91
                        o_segmentos <= letter4;
92
                   when others =>
93
                        o_comunes <= "1111";
               end case;
94
95
           end process;
```





```
process (A,B)
 98
            begin
 99
             -- medio comparador
                G0 \le ((A(0) AND (NOT B(0))));
100
                E0 \le (NOT(A(0) \times B(0))):
101
102
                L0 \le ((NOT A(0))AND B(0));
103
                --Comparador completo
104
                G1 \leftarrow G0 \text{ or } ((A(1) \text{ AND } (NOT B(1))));
                E1<= E0 and (NOT(A(1) \times B(1)));
105
                L1 \le L0 or ((NOT A(1))AND B(1));
106
107
                ---resultado
                 if G1 = '1' then
108
                        letter1 <= S_Letter;</pre>
109
                       letter2 <= U_Letter;</pre>
110
111
                       letter3 <= P_Letter;</pre>
112
                       letter4 <= E_Letter;</pre>
                  elsif E1 = '1' then
113
114
                       letter1 <= I_Letter;</pre>
115
                       letter2 <= G_Letter;</pre>
116
                       letter3 <= U_Letter;</pre>
117
                       letter4 <= A_Letter;</pre>
                   elsif L1 = '1' then
118
119
                        letter1 <= I_Letter;</pre>
120
                       letter2 <= N_Letter;</pre>
121
                       letter3 <= F_Letter;</pre>
122
                        letter4 <= E_Letter;</pre>
```

Adder

```
library IEEE;
 2
              IEEE.std_logic_1164.all;
 3
     pentity sumador is
 4
 5
          generic(
 6
              n: integer:=3
 7
 8
          );
 9
          port(
10
              A, B: in std_logic_vector(n-1 downto 0);
                        : out std_logic_vector(7 downto 0);
11
              display
                                      std_logic_vector(3 downto 0)
12
                            : out
13
14
15
       end sumador;
16
     ⊟Architecture suma of sumador is
17
       signal carry: std_logic_vector(n downto 0); --por si se desborda
signal Ci: std_logic := '0'; -- Inicializar `Ci` a '0'
18
19
20
       signal S: std_logic_vector(n-1 downto 0);
21
      Lsignal Co: std_logic;
```





```
⊟beğin
23
24
25
26
27
           process (A,B, Ci, Carry)
           begin
              carry(0)<=Ci;
for i in 0 to n-1 loop
                  S(i) \leftarrow A(i) xor B(i) xor carry(i); carry(i+1) \( = (A(i) \) and B(i)) or (A(i) and Carry(i)) or (carry(i) and B(i));
28
29
30
               end loop;
31
32
              Co<=carry(n);
           end process;
33
34
           common <= "1110";
          35
36
37
38
39
40
41
42
43
     end suma;
```

Subtractor

```
library
 1
               IEEE;
 2
            IEEE.std_logic_1164.all;
 3
    pentity Restador_1bit is
 4
          port
 5
 6
7
                   : in std_logic;
 8
                   : in std_logic;
              В
                                        -- Acarreo de entrada
 9
              Ci
                  : in std_logic;
                                       -- Acarreo de salida
10
              Co : out std_logic;
11
                   : out std_logic
                                      -- Resultado
12
          );
      end entity;
13
14
      architecture Restador_1bit of Restador_1bit is
15
16
    ⊟begin
17
18
               <= A xor B xor Ci;
              <= ((not A) and B) or ((not A) and Ci) or (B and Ci);
19
20
21
      end Restador_1bit;
```





```
library IEEE;
     2
           use IEEE.std_logic_1164.all;
     3
           use IEEE.numeric_std.all;
     4
         pentity Restador_nbits is
     5
     6
               generic (
                 n: integer := 2 -- Especificamos bits del sumado
     8
              );
     9
               port
   10
   11
                  -- Entrada y salida de bits
                  A, B : in std_logic_vector(n-1 downto 0);
neg_LED : out std_logic;
   12
   13
                          : out std_logic_vector(n-1 downto 0);
   14
   15
                                       std_logic;
std_logic;
std ?
   16
                   -- Displays de 7 seg
   17
                   clock
                                 : in
                                           std_logic_vector(7 downto 0);
std_logic_vector(3 downto 0)
                                 : out
   18
                  display
   19
                  common
                                 : out
    20
    21
          end Restador_nbits;
     □Architecture Restador_nbits of Restador_nbits is
23
24
25
          -- Para impresion de numeros en display
26
          type num_array is array (0 to 9) of std_logic_vector(7 downto 0);
27
           constant numbers : num_array :=
28
                "11000000",
"11111001",
29
                               -- 0
30
                               -- 1
                "10100100",
31
                "101100100",
32
                "10011001",
33
                "10010010",
34
                "10000010",
35
                "10000010", -- 6
"11111000", -- 7
"10000000", -- 8
"10011000" -- 9
36
37
38
39
           );
40
```





```
41
           -- Componente con sumador de 1 bit completo
42
     白
           component Restador_1bit is
43
              port
     占
44
                  A : in std_logic;
B : in std_logic;
45
46
                 Ci : in std_logic; -- Acarreo de entrada
Co : out std_logic; -- Acarreo de salida
47
48
49
                  S : out std_logic -- Resultado
50
51
           end component;
52
           -- Señales para multiplexado de display
signal count : integer range 0 to 10000;
signal comun_index : integer range 0 to 4;
53
54
55
56
57
            -- Señales para sumador de n bits
58
           signal S : std_logic_vector(n-1 downto 0);
                                                                    -- Salida de suma de n bits
59
           signal C : std_logic;
                                                               -- Acarreo de primer bit
            signal neg : std_logic;
60
                                                                          -- Booleano para saber si es n
61
       begin
62
           -- Generamos sumas completas de cada bit, y los ponemos en cascada con el acarreo d
63
64
           Res0: Restador_1bit port map(A(0), B(0), '0', C, S(0)); -- Suma del bit 0
```

```
Res1: Restador_1bit port map(A(1), B(1), C, neg, S(1));
66
67
68
           neg_LED <= not neg;</pre>
69
70
           -- Reloj para delay de multiplexado
71
           delay_clock : process (clock)
72
           begin
73
               if rising_edge(clock) then
74
                    if count < 10000 then
75
                        count <= count + 1;
76
                    else
77
                        if comun_index < 2 then
78
                            comun_index <= comun_index + 1;</pre>
79
80
                            comun_index <= 0;</pre>
                        end if;
81
82
                        count <= 0;
                    end if;
83
84
               end if:
85
           end process;
86
87
           -- Impresion de display individual
88
           display_print : process (comun_index)
           begin
```





```
begin
 89
 90
                 case comun_index is
 91
                     when 1 =>
 92
                          if neg = '1' then
                                                           -- Si es negativo imprimi
                              common <= "1101";
display <= "10111111";
 93
 94
 95
                          end if;
96
                     when 2 =>
                         common <= "1110";
 97
                          if neg = '1' then
 98
                                                           -- Si es negativo aplicam
99
                             display <= numbers(to_integer(unsigned(not S) + 1));</pre>
100
                              LEDS <= not std_logic_vector(unsigned(not S) + 1);</pre>
101
102
                              display <= numbers(to_integer(unsigned(S)));</pre>
103
                              LEDS <= not S;
104
                          end if;
105
                     when others =>
                         common <= "1111";
106
107
                 end case;
108
            end process;
109
      Lend Restador_nbits;
110
111
```

Multiplier Unsigned

```
library IEEE;
 2
      use IEEE.std_logic_1164.all;
 3
      use IEEE.std_logic_arith.all;
 4
      use IEEE.std_logic_unsigned.all;
 5
     pentity Mult_MUU is
 6
 7
          generic
 8
     ロ
 9
              n: integer := 2
10
          );
11
          port
12
     ロ
13
              A, B
                       : in std_logic_vector(n-1 downto 0);
14
               output : out std_logic_vector(2*n-1 downto 0)
15
16
      end Mult_MUU;
17
18
      architecture Aritmetica of Mult_MUU is
     ⊟begin
19
20
          process(A, B)
          variable MUU : unsigned(2*n-1 downto 0);
21
22
                       := unsigned(A) * unsigned(B);
23
24
               output <= not std_logic_vector(MUU); -- LEDS
25
          end process;
26
      end Aritmetica;
```





Multiplier Signed

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
 3
 4
       use IEEE.std_logic_unsigned.all;
 5
     □entity Mult_MSS is
 7
           generic
 8
 9
                n: integer := 2
10
           );
11
           port
12
13
                         : in std_logic_vector(n-1 downto 0);
                output : out std_logic_vector(2*n-1 downto 0)
14
15
16
       end Mult_MSS;
17
       architecture Aritmetica of Mult_MSS is
18
19
20
            process(A, B)
21
                               signed(2*n-1 downto 0);
            variable MSS :
22
           begin
23
                         := signed(A) * signed(B);
                output <= not std_logic_vector(MSS); -- LEDS
24
25
            end process;
26
       end Aritmetica;
```

Conclusion

Each of these circuits was designed and simulated, demonstrating the importance of optimization techniques such as carry look-ahead (CLA) to improve performance in multi-bit operations.

The implementation on the FPGA allowed real-time observation of the behavior of these circuits, clearly displaying results on the device's displays. This demonstrates their practical applicability in reconfigurable hardware systems. Comparators can be used in control and classification systems, adders and subtractors in complex arithmetic operations, and multipliers in digital signal processing and advanced mathematical algorithms. FPGAs provide a flexible and efficient platform for these applications, allowing designs to be adjusted according to system needs.