



Autonomous University of Querétaro Faculty of Engineering.

Career: Automation Engineer.

Subject: Systems with reconfigurable logic.

Student: Martínez Murillo Omar Yarif. Student: Diego Joel Zúñiga Fragoso.

Student: Daniela del Carmen Manríquez Navarro.

Student: Joselyn Gallegos Abreo.

Practice 10: Step-Motor



UNIVERSIDAD AUTÓNOMA DE QUERÉTARO FACULTAD DE INGENIERÍA





Introduction

In this project, a stepper motor will be controlled using state machines divided into separate components. One component manages the LCD, which will display the input distances. The next component establishes UART_RX communication to receive distances sent by the PC, and another component handles UART_TX communication to send a confirmation message for the received distance. Lastly, a motor component is created to perform the necessary steps corresponding to the specified distances.

Methodology

Clock Divider (CLK_DIV)

Purpose: This component divides the FPGA's base clock to obtain a frequency suitable for the required baud rate in UART communication or other timing-sensitive operations.

Implementation:

The CLK_DIV component takes the FPGA's clock frequency and an output frequency as generic parameters.

It divides the input clock signal using a counter, so each cycle of the output clock matches the desired output frequency. This clock division helps control timing in the state machine and data transmission or reception rates.

Code Highlights:

The component contains a counter that increments with each clock pulse.

Once the counter reaches the necessary count to create the desired frequency, it resets and toggles the output clock (o_clk).

UART_RX Component (UART_RX)

Purpose: Receives serial data asynchronously from the PC and outputs the received byte when the transmission is complete.





Implementation:

The UART_RX component receives the clock signal, reset, and input signal (i_RX) for data reception.

A finite state machine (FSM) manages the reception, starting with detecting a start bit (indicating data transmission has begun), capturing each data bit sequentially, and checking parity before signaling data reception completion.

Code Highlights:

States:

IDLE: Waits for the start bit to begin data reception.

DATA_RECEIVE: Captures data bits as per the baud rate, stores them in the DATA register, and validates the parity bit at the end.

Outputs:

- o_RCV signals that a new byte of data is ready.
- o_DATA holds the received data byte.

UART_TX_string Component

Purpose: Sends a series of characters as a string through UART.

Implementation:

Uses a state machine to manage string transmission, character by character, to the serial output.

When triggered by i_ST, it reads each byte from i_string, passes it to a UART_TX_byte component for transmission, and waits for acknowledgment before sending the next byte.

Code Highlights:

States:

IDLE: Waits for the start signal (i_ST) to begin transmission.

WAIT_RDY: Checks if the previous character has been transmitted.





SEND_CHAR: Sends each character in sequence and transitions back to WAIT_RDY until the entire string is transmitted.

LCD_putstring Component

Purpose: Displays a string of text on an LCD by sending ASCII characters one at a time.

Implementation:

This component takes an input string (i_string) and, when triggered by the start signal (i_ST), outputs each character in sequence to the LCD.

State transitions handle LCD initialization, screen clearing, and data loading in line with LCD timing requirements.

Code Highlights:

States:

CONFIG0 and CONFIG1: Initialize the LCD with specific commands.

CLEAR_DISP: Clears the display.

SEND_CHAR: Outputs each character from the input string to the LCD in sequence.

NEW_LINE: Advances to the next line after a set number of characters, ensuring proper display format.

Stepper Motor Component (Stepper_motor)

Purpose: Controls the stepper motor based on direction and step frequency.

Implementation:

Receives control signals i_ON (on/off) and i_DIR (direction). Using a state machine, it cycles through a sequence to rotate the motor in the specified direction at the desired speed.

Code Highlights:

States:





IDLE: Waits for the i_ON signal to start stepping.

STEPS: Executes each step in the motor sequence, updating o_STEPS for control and tracking completed steps.

Outputs:

- o_STEPS provides the step sequence to drive the motor.
- o_done_steps records the number of completed steps.

Main Code Overview

The main code (probably Practica_10.vhd) integrates each of these components, coordinating their functions to receive distances via UART, display them on an LCD, and control the motor accordingly.

Components in the Main Code:

CLK_DIV for clock generation tailored to the needs of UART and other timingsensitive tasks.

UART_RX to receive data bytes from the PC, likely distances for the motor.

LCD_putstring to display the received distance on the LCD.

Stepper_motor to drive the motor based on received distance input.

Data Flow:

UART_RX captures data from the PC, triggering the display update via LCD_putstring.

The motor component receives control signals derived from the distance data, performing the required steps as commanded.





This component-based design allows for modular and efficient control of each subsystem (UART reception, LCD display, motor control) within the FPGA environment.

Results

Base algorithm UART_RX

```
library IEEE;
      1
      2
             use IEEE.std_logic_1164.all;
      3
             use IEEE.numeric_std.all;
      4
      5
           entity UART_RX is
      6
                  generic
      7
      8
                       baud_freq
                                    : INTEGER;
      9
                       clk_freq
                                          : INTEGER
     10
                 );
     11
                port
     12
     13
                    i_FPGA_CLK
                                        : in STD_LOGIC;
     14
                    i_RST
                                         : in STD_LOGIC;
     15
     16
                       i_RX
                                           : in STD_LOGIC;
                       o_RCV
     17
                                          : out STD_LOGIC;
     18
                       O_DATA
                                           : out STD_LOGIC_VECTOR(7 downto 0)
     19
             end UART_RX;
     20
     21
22
23
24
     parchitecture Reception of UART_RX is
          -- Division de reloj
              component CLK_DIV is
                  generic
25
26
27
                      clk_freq : integer
                                                   -- Frecuencia interna de FPGA (Hz)
28
29
                  );
30
31
                       i_out_freq
                                                               -- Frequencia deseada
                                      : integer;
32
                                      : in STD_LOGIC:
                      i_FPGA_clk
                                                              -- Señal de reloj base
33
                                      : out STD_LOGIC
34
                  );
35
              end component;
36
37
              signal UART_CLK : STD_LOGIC;
38
              signal UART_CLK_freq : integer := clk_freq;
39
40
          -- Maquina de estado
              type States is (IDLE, DATA_RECEIVE);
41
42
              signal act_state : States := IDLE; -- Ponemos en estado inicial la maquina
43
          -- Señales para muestreo de dato
signal middle : STD_LOGIC := '0';
signal data_index : integer range 0 to 9 := 0;
44
45
46
              signal DATA : STD_LOGIC_VECTOR(7 downto 0) := X"41";
47
```





Base algorithm UART_TX

```
library IEEE;
use IEEE.std_logic_1164.all;
 2
 3
      use IEEE.numeric_std.all;
 4
    pentity UART_TX_string is
         generic
 6
7
8
9
              10
         ,
port
11
12
13
    中
              i_CLK : in STD_LOGIC;
                                                                      -- Señal de reloj bas
14
                              : in STD_LOGIC;
                                                                       -- Señal de RST
15
16
17
              -- I/O
                           : in STD_LOGIC_VECTOR(623 downto 0);
                                                                      -- 79 caracteres maxi
              i_string
18
              i_st
                             : in STD_LOGIC;
                                                                       -- Señal para indicar
19
              o_RDY
                             : out STD_LOGIC;
                                                                       -- Indica si esta lis
20
21
22
              -- I/O Fisicas
              o_TX
                              : out STD_LOGIC -- Pin TX de transmision serial
23
24
     Lend UART_TX_string;
25
 26
     parchitecture transmit of UART_TX_string is
 27
28
29
          -- DIVISION DE RELOJ --
               component CLK_DIV is
                   generic
 30
                      clk_freq : integer -- Frecuencia interna de FPGA (Hz)
 31
 32
 33
                  port
 34
 35
                      i_out_freq
                                    : integer;
                                                             -- Frequencia deseada
 36
37
                      i_FPGA_clk
                                    : in STD_LOGIC;
                                                           -- Señal de reloj base
 38
39
                      -- Ver si poner RST
                      o_c1k
                                     : out STD_LOGIC
 40
 41
               end component;
 42
 43
              signal UART_clk : STD_LOGIC;
 44
 45
           -- UART_TX_byte --
 46
              component UART_TX_byte is
                  generic
 47
 48
                      clk_freq : INTEGER; -- Frecuencia del reloj (Hz)
baud_freq : INTEGER -- Baudios de transmision (bit/s)
 49
```





Base algorithm LCD

```
use IEEE.std_logic_1164.all;
        use IEEE.numeric_std.all;
      pentity LCD_putstring is
           generic
            (
10
                 clk_freq : INTEGER
                                                   -- Frecuencia del reloj (Hz)
11
            );
12
            port
13
14
                 i_RST
                                        : in STD_LOGIC;
                                                                                       -- Reinicio de maqui
15
                 i_CLK
                                        : in STD_LOGIC;
16
17
18
                 -- I/O fisicas de LCD
              o_RS, O_E, O_RW : out STD_LOGIC;
o_LCD_DATA : out std_logic_vector(7 downto 0);
19
20
21
22
23
24
                                                                                    -- 8 Bits ASCII
                 -- I/O virtuales
                 i ST
                                        : in STD_LOGIC;
                                                                                       -- Señal de start
                 i_string
                                        : in STD_LOGIC_VECTOR(255 downto 0);
                                                                                     -- Cadena de 33 cara
25
                                                                                      -- Indicador de listo
                 o_RDY
                                        : out STD_LOGIC
26
      Lend LCD_putstring;
28

    architecture string_print of LCD_putstring is
    -- SEÑALES PARA MAQUINA DE ESTADOS FINITOS --

29
30
                type States is (DOWN_SIGNAL, CONFIGO, CONFIGO, IDLE, CLEAR_DISP, SEND_CHAR, NEW_LI
signal act_state : States := CONFIGO;
signal stored_state : States; -- Para ahorrar el uso multiple de down sign
31
32
33
34
              DIVÍSION DE RELOJ
35
                component CLK_DIV is
                     generic
(
36
37
38
                         clk_freq : integer -- Frecuencia interna de FPGA (Hz)
39
                     );
                     port
(
40
41
42
                         i_out_freq
                                           : integer;
                                                                        -- Frequencia deseada
43
                         i_FPGA_clk : in STD_LOGIC;
44
                                                                       -- Señal de reloj base
45
                          -- Ver si poner RST
46
                         o_c1k
                                           : out STD_LOGIC
47
48
                end component;
49
50
                signal LCD_clk : STD_LOGIC;
51
52
           signal char_index : INTEGER := 0;
```





```
62
63
                                            -- MAQUINA DE ESTADOS FINITOS --
64
65
             process (LCD_CLK, i_RST)
66
                  if (i_RST = '1') then
67
                                                                 -- Se presiona RST
                  act_state <= CONFIGO;
elsif rising_edge(LCD_CLK) then -- Se detecta señal de reloj
68
69
70
71
72
73
74
75
76
77
                        case act_state is
                             when DOWN_SIGNAL =>
                                  -- Señales de salida

o_E <= '0'; o_RS <= '0';

o_RDY <= '0';
                                  -- Estado futuro
78
79
                                  act_state <= stored_state;</pre>
80
                              -- ESTADOS DE CONFIGURACION --
                             when CONFIGO => -- SET(DATO, MATRIZ)
                                  -- Sei(DATO, MATRIZ)
-- Señales de salida
o_E <= '1'; o_RS <= '0'; o_LCD_DATA <= X"38";
o_RDY <= '0';
81
82
83
84
85
                                  -- Estado futuro en funcion de entradas
86
```

Base algorithm STEPPER MOTOR

```
library IEEE;
      use IEEE.std_logic_1164.all;
 5
      use IEEE.numeric_std.all;
    pentity Stepper_motor is
          generic
(
 9
10
11
              clk_freq
                            : INTEGER := 50000000
12
          );
13
14
15
16
17
18
                                                         -- Señal de reloj base
              i_FPGA_clk
                                 : in STD_LOGIC;
                                 : in STD_LOGIC;
                                                        -- Reinicio total
              i_RST
                                 : in STD_LOGIC;
                                                         -- Encendido
              i_ON
19
              i_DIR
                                : in STD_LOGIC;
                                                        -- O izquierda | 1 Derecha
20
21
                                 : out STD_LOGIC_VECTOR(3 downto 0);
                                : out INTEGER;
22
                                                        -- Devuelve la cantidad de pasos
              o_done_steps
23
24
                                : in INTEGER
                                                        -- Velocidad de paso en Hz
              i_step_freq
25
      end Stepper_motor;
```





```
30
            -- Division de reloj
31
                 component CLK_DIV is
                      generic
(
32
33
34
                           clk_freq : integer
                                                              -- Frecuencia interna de FPGA (Hz)
35
                      );
36
                      port
37
                                            : integer;
38
                           i_out_freq
                                                                          -- Frequencia deseada
                                           : in STD_LOGIC;
39
                           i_FPGA_clk
                                                                          -- Señal de reloj base
40
                           o_c1k
                                             : out STD_LOGIC
41
42
                 end component;
43
44
                 signal STEP_CLK : STD_LOGIC;
45
            -- Maquina de estado --
46
                 type States is (IDLE, WAIT_ST, STEPS);
47
                 signal act_state : States := IDLE; -- Ponemos en estado inicial la maquina
48
49
50
            -- Señales de motor a paso --
51
                 type array_4 is array (0 to 3) of STD_LOGIC_VECTOR(3 downto 0);
signal steps_sequence : array_4;
52
53
                 signal step_index : INTEGER := 0;
           steps_sequence(0) <= "0001";
steps_sequence(1) <= "0010";
steps_sequence(2) <= "0100";
steps_sequence(3) <= "1000";</pre>
59
60
61
62
63
64
            o_done_steps <= done_steps;
65
66
            _____
67
                                      -- MAQUINA DE ESTADOS FINITOS --
68
            c_STEP_CLK : CLK_DIV
69
                generic map ( clk_freq => clk_freq )
port map ( i_out_freq => i_step_freq, i_FPGA_clk => i_FPGA_clk, o_clk => STEP_CLK )
70
71
72
73
74
75
76
77
78
79
            o_STEPS <= steps_sequence(step_index);</pre>
            process (STEP_CLK, i_RST, i_ON)
                 if (i_RST = '1') then
                                                                        -- Se presiono RST
                     act_state <= IDLE;
                     step_index <= 0;</pre>
                elsif (rising_edge(STEP_CLK)) then
80
81
                     case act_state is
                         when IDLE => --
-- Salidas del estado
                                                     -- Esperar señal ST
82
```





Base code


```
pentity Practica_10 is
           generic
(
 6
7
 8
                clk_freq
                                 : INTEGER := 50000000
           );
 10
            port
11
12
13
                                                             -- Señal de reloj base
                i_FPGA_clk
                                      : in STD_LOGIC;
                i_RST
                                      : in STD_LOGIC;
                                                               -- Reinicio total
 14
15
16
                i_START
                                      : in STD_LOGIC;
                i STOP
                                      : in STD_LOGIC;
                                      : in STD_LOGIC_VECTOR(1 downto 0);
 17
                i_VEL
18
                -- UART
19
20
21
22
23
24
25
26
27
                i_RX
                                     : in STD_LOGIC;
                                      : out STD_LOGIC;
                o_TX
                -- LCD
                o_RS, o_E, o_RW
                                     : out STD_LOGIC;
                                      : out std_logic_vector(7 downto 0);
                                                                                -- 8 Bits ASCII
                O_LCD_DATA
                -- STEPPER MOTOR
 28
                o_STEPS
                                      : out STD_LOGIC_VECTOR(3 downto 0)
                                                                                 -- 4 pasos del motor a
 29
                                        : out STD LOGIC
                --o_LED
105
                component CLK_DIV is
                    generic
(
106
107
108
                         clk_freq
                                    : INTEGER
                                                         -- Frecuencia interna de FPGA (Hz)
109
                    );
110
                     port
111
112
                         i_out_freq
                                         : INTEGER;
                                                                    -- Frequencia deseada
113
114
                         i_FPGA_clk
                                         : in STD_LOGIC;
                                                                    -- Señal de reloj base
                                          : out STD_LOGIC
115
116
117
                end component;
118
                signal P10_CLK : STD_LOGIC;
119
120
                constant P10_freq : INTEGER := 1000000;
121
122
123
            -- MAOUINA DE ESTADOS FINITOS --
                type states is (LCD_SEND, TX_SEND, PRINT_IDLE, IDLE, PRINT_COUPLING, COUPLING, WAIT.
                signal act_state : states := PRINT_IDLE;
124
125
                signal LCD_nxt_state : states;
signal TX_nxt_state : states;
126
127
128
                signal STOP_nxt_state : states;
```






```
-- UART --
130
131
                 component UART_TX_string
132
                      generic
133
                          baud_freq : INTEGER;
clk_freq : INTEGER
134
135
136
                     );
137
                     port
(
138
139
                          i_CLK : in STD_LOGIC;
                          i_RST : in STD_LOGIC;
140
                          i_string : in STD_LOGIC_VECTOR(623 downto 0);
141
                          i_ST : in STD_LOGIC;
o_RDY : out STD_LOGIC;
142
143
144
                          o_TX : out STD_LOGIC
145
                     );
146
                 end component;
147
                 signal TX_message : STD_LOGIC_VECTOR(623 downto 0);
148
                 signal TX_ST
                                    : STD_LOGIC := '0';
149
150
151
                 signal TX_RDY
                                    : STD_LOGIC;
152
```


Hardware of Stepper motor















Conclusion

The modular design of this project emphasizes the importance of managing each component individually to achieve a fully functional main code. By separating the UART, LCD, and motor control into distinct components, the system achieves greater flexibility, clarity, and ease of debugging, which are crucial in complex digital systems.

UART: Implementing the UART as a separate component ensures reliable data reception and transmission, allowing the FPGA to communicate effectively with external devices, such as a PC. This is essential for receiving commands or data and sending back confirmation messages, enabling smooth interaction with other systems.

LCD: The LCD component provides a real-time interface for displaying information, such as distance or status updates. By handling this display as an independent module, the system maintains a user-friendly interface without overloading the main code with display-specific logic.

Stepper Motor Control: Having dedicated motor control allows for precise and responsive step adjustments based on input commands. The modular motor component translates distance data into controlled movements, making it ideal for applications requiring exact positioning.

In summary, designing these components independently supports efficient integration in the main code, where each component's functionality is optimized. This modular approach not only enhances code readability and reusability but is also essential in applications such as automation, where UART, LCD, and motor control play pivotal roles in system interaction and control.