



Universidad Autónoma De Querétaro
Facultad de Ingeniería



Autonomous University of Querétaro
Faculty of Engineering.

Career: Automation Engineer.

Subject: Systems with reconfigurable logic.

Student: Martínez Murillo Omar Yarif.

Student: Diego Joel Zúñiga Fragoso.

Student: Daniela del Carmen Manríquez Navarro.

Student: Joselyn Gallegos Abreo.

Practice 4: SDLR





Introduction

The concepts of half-adder and full-adder are explored, which allow for the addition of two binary numbers, including carry between different bit positions. The practice covers both the implementation of cascaded adders and the use of a carry look-ahead (CLA) technique to reduce the delay in multi-bit additions. For the subtractor, the foundation of addition was used, along with the two's complement to perform binary subtraction, which is essential for obtaining negative results in binary systems. The comparator is a circuit that compares two binary words and determines whether one is greater than, less than, or equal to the other. This practice includes the design of single-bit and multi-bit comparators, using cascading techniques to extend the size of the words. The multiplier circuit is also combinational and allows for the multiplication of two binary numbers. Various variables related to the multiplier are explored.

Methodology

Step 1: Comparator

- The process starts with the comparator. First, the configuration is set up in Aldec-Active.
- The entity is declared, followed by the architecture, where a half comparator is defined using the formulas discussed during the session.
- Then, the full comparator is declared within the architecture, along with its respective formulas.
- A test bench is developed in Aldec-Active to verify the comparison results.
- Once this is completed, the configuration is transferred to Quartus, where the input and output pins are assigned, and the program is loaded onto the FPGA. The program displays three results on the FPGA's displays.

Step 2: Adder

- Next, the adder is configured again in Aldec-Active, where the entity and architecture are defined.



- The architecture includes the adder formula presented in the session.
- A test bench is developed, and once verified, the configuration is transferred to Quartus. The input and output pins are assigned, and the program is loaded.
- The same procedure is repeated for the adder using the CLA method.

Step 3: Subtractor

- The subtractor is developed based on the adder, with the addition of the two's complement.
- This is then transferred to Quartus and programmed.

Step 4: Multiplier

- Lastly, the multiplier is developed by repeating the steps and using the corresponding formula.

Results

Base algorithm Comparator


```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  entity compa is
4  port(
5      A: in std_logic_vector(1 downto 0);
6      B: in std_logic_vector(1 downto 0);
7
8      G1: out std_logic;
9      E1: out std_logic;
10     L1: out std_logic
11 );
12 end compa;
13
14 Architecture c1 of compa is
15 signal G0: std_logic;
16 signal E0: std_logic;
17 signal L0: std_logic;
18 begin
19     -- medio comparador
20     G0<= ((A(0) AND (NOT B(0))));
21     E0<= (NOT(A(0) xor B(0)));
22     L0<= ((NOT A(0))AND B(0));
23     --Comparador completo
24     G1<= G0 or ((A(1) AND (NOT B(1))));
25     E1<= E0 and (NOT(A(1) xor B(1)));
26     L1<= L0 or ((NOT A(1))AND B(1));
27 end c1;
```



Test Bench

```
7 component Compa
8 port(
9     A: in  std_logic_vector(1 downto 0);
10    B: in  std_logic_vector(1 downto 0);
11
12    G1: out std_logic;
13    E1: out std_logic;
14    L1: out std_logic
15 );
16 end component;
17
18 signal A,B:std_logic_vector(1 downto 0);  --Entradas
19 signal G1,E1,L1:std_logic;  --Salidas
20
21 begin
22     inicio: Compa port map (A=>A,B=>B,G1=>G1,E1=>E1,L1=>L1);
23     Parasimu: process
24     begin
25         A<="00"; B<="00"; wait for 10ns;
26         A<="00"; B<="01"; wait for 10ns;
27         A<="00"; B<="10"; wait for 10ns;
28         A<="00"; B<="11"; wait for 10ns;
29         A<="01"; B<="00"; wait for 10ns;
30         A<="01"; B<="01"; wait for 10ns;
31         A<="01"; B<="10"; wait for 10ns;
32         A<="01"; B<="11"; wait for 10ns;
33         A<="10"; B<="00"; wait for 10ns;
34         A<="10"; B<="01"; wait for 10ns;
```

Simulation





Base algorithm of Adder

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 entity sumador is
4     generic(
5         n: integer:=3
6     );
7     port(
8         A, B: in std_logic_vector(n-1 downto 0);
9         Ci: in std_logic;
10        S: out std_logic_vector(n-1 downto 0);
11        Co: out std_logic
12    );
13 end sumador;
14
15 Architecture suma of sumador is
16     signal carry: std_logic_vector(n downto 0); --por si se desborda
17 begin
18     process (A,B, Ci, Carry)
19     begin
20         carry(0) <= Ci;
21         for i in 0 to n-1 loop
22             S(i) <= A(i) xor B(i) xor carry(i);
23             carry(i+1) <= (A(i) and B(i)) or (A(i) and Carry(i)) or (carry(i) and B(i));
24         end loop;
25         Co <= Carry(n);
26     end process;
27 end suma;
```

Test Bench

```
18     end component;
19
20     signal A, B, S: std_logic_vector(2 downto 0); -- Entradas
21     signal Ci, Co: std_logic; -- Salidas
22
23 begin
24     inicio: sumador
25         generic map (n => 3) -- Se establece el genérico 'n' en 2
26         port map (A => A, B => B, Ci => Ci, Co => Co, S => S);
27
28     Parasimu: process
29     begin
30         Ci <= '0'; -- Inicializar 'Ci' al valor deseado
31         A <= "000"; B <= "000"; wait for 10 ns;
32         A <= "000"; B <= "001"; wait for 10 ns;
33         A <= "000"; B <= "010"; wait for 10 ns;
34         A <= "000"; B <= "011"; wait for 10 ns;
35         A <= "001"; B <= "000"; wait for 10 ns;
36         A <= "001"; B <= "001"; wait for 10 ns;
37         A <= "001"; B <= "010"; wait for 10 ns;
38         A <= "001"; B <= "011"; wait for 10 ns;
39         A <= "010"; B <= "000"; wait for 10 ns;
40         A <= "010"; B <= "001"; wait for 10 ns;
41         A <= "010"; B <= "010"; wait for 10 ns;
42         A <= "010"; B <= "011"; wait for 10 ns;
43         A <= "011"; B <= "000"; wait for 10 ns;
```



Simulation

Signal name	Value	0	20	40	60	80	100	120	140	160 ns
nr A	3	0	1	2	3	0	1	2	3	0
nr B	3	0	1	2	3	0	1	2	3	0
nr S	6	0	1	2	3	1	2	3	4	2
nr Ci	0									
nr Co	0									

Base algorithm of Adder CLA

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.numeric_std.all;
4
5 entity CLA_Sumador is
6   generic(
7     n : integer := 2 -- Cambia 'n' según el número de bits que desees sumar
8   );
9   port(
10    A, B: in std_logic_vector(n-1 downto 0);
11    Ci: in std_logic;
12    S: out std_logic_vector(n-1 downto 0);
13    Co: out std_logic
14  );
15 end CLA_Sumador;
16
17 architecture Suma_CLA of CLA_Sumador is
18   signal G, P: std_logic_vector(n-1 downto 0); -- Señales de generación y propagación de acarreo
19   signal C: std_logic_vector(n downto 0); -- Señales de acarreo intermedio (C(0) es Ci)
20 begin
21   -- Calcular señales de generación (G) y propagación (P)
22   G <= A and B; -- G(i) = A(i) AND B(i)
23   P <= A or B; -- P(i) = A(i) OR B(i)
24
25   -- Acarreo inicial
26   C(0) <= Ci;
27
28   -- Calcular los acarreos utilizando las señales de generación y propagación
29   C(1) <= G(0) or (P(0) and C(0));
30   C(2) <= G(1) or (P(1) and C(1));
31   C(3) <= G(2) or (P(2) and C(2));
32   C(4) <= G(3) or (P(3) and C(3));
33
34   -- Calcular la suma
35   S <= A xor B xor C(n-1 downto 0);
36
37   -- Acarreo de salida
38   Co <= C(n);
39
40 end Suma_CLA;
```



Base algorithm of Subtractor


```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.numeric_std.all;
4
5 entity restador is
6     generic(
7         n: integer := 3 -- Tamaño del vector
8     );
9     port(
10        A, B: in std_logic_vector(n-1 downto 0);
11        Ci: in std_logic;
12        S_out: out std_logic_vector(n-1 downto 0);
13        --S: out std_logic_vector(n-1 downto 0);
14        Co: out std_logic
15    );
16 end restador;
17
18 architecture resta of restador is
19     signal carry: std_logic_vector(n downto 0); -- Señal de acarreo
20     signal B_neg: std_logic_vector(n-1 downto 0); -- Señal para almacenar el complemento de B
21     signal S: std_logic_vector(n-1 downto 0);
22     signal H: std_logic_vector(n-1 downto 0);
23     --signal S_out: std_logic_vector(n-1 downto 0); -- Salida después de verificar S(0)
24     --signal Ci: std_logic;
25
26 begin
27     -- Proceso para realizar la resta
28     process (A, B, Ci, carry, B_neg, H, S)
29     begin
30         -- Generar el complemento a 2 de B
31         B_neg <= std_logic_vector(unsigned(not B) + 1);
32         H <= B_neg;
33         carry(0) <= Ci;
34
35         -- Realizar la suma de A y el complemento a 2 de B (es equivalente a A - B)
36         for i in 0 to n-1 loop
37             S(i) <= A(i) xor B_neg(i) xor carry(i);
38             carry(i+1) <= (A(i) and B_neg(i)) or (A(i) and carry(i)) or (B_neg(i) and carry(i));
39         end loop;
40         Co <= carry(n);
41         -- Si S(0) es 1, aplicar complemento a 2 a S
42         if S(0) = '1' then
43             S_out <= std_logic_vector(unsigned(not S) + 1);
44         else
45             S_out <= S; -- Si no, simplemente pasa el valor de S
46         end if;
47
48     end process;
49 end resta;
```




Test Bench

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity REST_TB is
5  end REST_TB;
6
7  architecture TB of REST_TB is
8      component restador
9          generic(
10              n: integer := 3  -- Tamaño del vector para A y B
11          );
12          port(
13              A, B: in std_logic_vector(n-1 downto 0);
14              Ci: in std_logic;
15              --S: out std_logic_vector(n-1 downto 0);
16              --H: out std_logic_vector(n-1 downto 0);
17              S_out: out std_logic_vector(n-1 downto 0);
18              Co: out std_logic
19          );
20
21      end component;
22
23      signal A, B, S,H,S_out: std_logic_vector(2 downto 0);  -- Entradas
24      signal Ci, Co: std_logic;  -- Señales para acarreo
25
26
27  begin
28      -- Instancia del restador
29      inicio: restador
30          generic map (n => 3)
31          port map (A => A, B => B, Ci => Ci, Co => Co, S_out=>S_out);
32
33      -- Proceso de simulación para aplicar las señales de prueba
34      Parasimu: process
35      begin
36          Ci <= '0';  -- Inicializar 'Ci' al valor deseado
37          A <= "000"; B <= "000"; wait for 10 ns;
38          A <= "000"; B <= "001"; wait for 10 ns;
39          A <= "000"; B <= "010"; wait for 10 ns;
40          A <= "000"; B <= "011"; wait for 10 ns;
41          A <= "001"; B <= "000"; wait for 10 ns;
42          A <= "001"; B <= "001"; wait for 10 ns;
43          A <= "001"; B <= "010"; wait for 10 ns;
44          A <= "001"; B <= "011"; wait for 10 ns;
45          A <= "010"; B <= "000"; wait for 10 ns;
46          A <= "010"; B <= "001"; wait for 10 ns;
47          A <= "010"; B <= "010"; wait for 10 ns;
48          A <= "010"; B <= "011"; wait for 10 ns;
49          A <= "011"; B <= "000"; wait for 10 ns;
50          A <= "011"; B <= "001"; wait for 10 ns;
51          A <= "011"; B <= "010"; wait for 10 ns;
52          A <= "011"; B <= "011"; wait for 10 ns;
```


Simulation



Codes in Quartus

Comparator

```

1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.numeric_std.all;
4
5  entity Comparador is
6  port(
7      clock:in std_logic;
8      A: in std_logic_vector(1 downto 0);
9      B: in std_logic_vector(1 downto 0);
10     o_segmentos: out std_logic_vector(7 downto 0); -- Salida 1
11     o_comunes: out std_logic_vector(3 downto 0) -- Salida 2
12 );
13 end Comparador;
14
15 architecture Multiplexado of Comparador is
16
17     -- Las señales son variables que no tienen un pin asignado
18     signal count : integer range 0 to 10000;
19     signal comun_index : integer range 0 to 4;
20
21     constant A_Letter : std_logic_vector(7 downto 0) := "10001000";
22     constant B_Letter : std_logic_vector(7 downto 0) := "10000011";
23     constant C_Letter : std_logic_vector(7 downto 0) := "11000110";
24     constant D_Letter : std_logic_vector(7 downto 0) := "10100001";
25     constant E_Letter : std_logic_vector(7 downto 0) := "10000110";
26     constant F_Letter : std_logic_vector(7 downto 0) := "10001110";
27     constant G_Letter : std_logic_vector(7 downto 0) := "10000010";
28     constant H_Letter : std_logic_vector(7 downto 0) := "10001001";
29     constant I_Letter : std_logic_vector(7 downto 0) := "11111001";
30     constant J_Letter : std_logic_vector(7 downto 0) := "11100001";
31     constant K_Letter : std_logic_vector(7 downto 0) := "10000101";
32     constant L_Letter : std_logic_vector(7 downto 0) := "11000111";
33     constant M_Letter : std_logic_vector(7 downto 0) := "10110000";
34     constant N_Letter : std_logic_vector(7 downto 0) := "11001000";
35     constant N2_Letter : std_logic_vector(7 downto 0) := "10101010";
36     constant O_Letter : std_logic_vector(7 downto 0) := "11000000";
37     constant P_Letter : std_logic_vector(7 downto 0) := "10001100";
38     constant Q_Letter : std_logic_vector(7 downto 0) := "10011000";
39     constant R_Letter : std_logic_vector(7 downto 0) := "11001110";
40     constant S_Letter : std_logic_vector(7 downto 0) := "10010010";
41     constant T_Letter : std_logic_vector(7 downto 0) := "10000111";
42     constant U_Letter : std_logic_vector(7 downto 0) := "11000001";
43     constant W_Letter : std_logic_vector(7 downto 0) := "10000110";
44     constant Z_Letter : std_logic_vector(7 downto 0) := "10100100";

```



```
46 signal letter1      : std_logic_vector(7 downto 0):=I_Letter;
47 signal letter2      : std_logic_vector(7 downto 0):=G_Letter;
48 signal letter3      : std_logic_vector(7 downto 0):=U_Letter;
49 signal letter4      : std_logic_vector(7 downto 0):=A_Letter;
50 --Operaciones de señales
51 signal G0: std_logic;
52 signal E0: std_logic;
53 signal L0: std_logic;
54 signal G1: std_logic;
55 signal E1: std_logic;
56 signal L1: std_logic;
57 begin
58 -- Reloj para delay de multiplexado
59 delay_clock : process (clock)
60 begin
61     if rising_edge(clock) then
62         if count < 10000 then
63             count <= count + 1;
64         else
65             if comun_index < 4 then
66                 comun_index <= comun_index + 1;
67             else
68                 comun_index <= 0;
```

```
71         count <= 0;
72     end if;
73 end if;
74 end process;
75
76 -- Impresion de display individual
77 display_print : process (comun_index)
78 begin
79     case comun_index is
80     when 0 =>
81         o_comunes <= "0111";
82         o_segmentos <= letter1;
83     when 1 =>
84         o_comunes <= "1011";
85         o_segmentos <= letter2;
86     when 2 =>
87         o_comunes <= "1101";
88         o_segmentos <= letter3;
89     when 3 =>
90         o_comunes <= "1110";
91         o_segmentos <= letter4;
92     when others =>
93         o_comunes <= "1111";
94     end case;
95 end process;
```



```
97 process (A,B)
98 begin
99   -- medio comparador
100   G0<= ((A(0) AND (NOT B(0))));
101   E0<= (NOT(A(0) xor B(0)));
102   L0<= ((NOT A(0))AND B(0));
103   --Comparador completo
104   G1<= G0 or ((A(1) AND (NOT B(1))));
105   E1<= E0 and (NOT(A(1) xor B(1)));
106   L1<= L0 or ((NOT A(1))AND B(1));
107   ---resultado
108   if G1 = '1' then
109       letter1 <= S_Letter;
110       letter2 <= U_Letter;
111       letter3 <= P_Letter;
112       letter4 <= E_Letter;
113   elsif E1 = '1' then
114       letter1 <= I_Letter;
115       letter2 <= G_Letter;
116       letter3 <= U_Letter;
117       letter4 <= A_Letter;
118   elsif L1 = '1' then
119       letter1 <= I_Letter;
120       letter2 <= N_Letter;
121       letter3 <= F_Letter;
122       letter4 <= E_Letter;
```

Adder

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  entity sumador is
5  generic(
6      n: integer:=3
7  );
8
9  port(
10     A, B: in std_logic_vector(n-1 downto 0);
11     display : out std_logic_vector(7 downto 0); -- S
12     common : out std_logic_vector(3 downto 0) -- S
13 );
14
15 end sumador;
16
17 Architecture suma of sumador is
18     signal carry: std_logic_vector(n downto 0); --por si se desborda
19     signal Ci: std_logic := '0'; -- Inicializar 'Ci' a '0'
20     signal s: std_logic_vector(n-1 downto 0);
21     signal Co: std_logic;
```



```
22 begin
23
24 process (A,B, Ci, Carry)
25 begin
26     carry(0)<=Ci;
27     for i in 0 to n-1 loop
28         S(i)<= A(i) xor B(i) xor carry(i);
29         carry(i+1)<= (A(i) and B(i)) or (A(i) and Carry(i)) or (carry(i) and B(i));
30     end loop;
31     Co<=carry(n);
32 end process;
33
34 common <= "1110";
35 with S select
36 display <="11000000"when"000",--0
37         "11111001"when"100",--1
38         "10100100"when"010",--2
39         "10110000"when"110",--3
40         "10011001"when"001",--4
41         "10010010"when"101",--5
42         "10000010"when"011",--6
43         "11111111"when others;
44 end suma;
```

Subtractor

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3
4 entity Restador_1bit is
5     port
6     (
7         A : in std_logic;
8         B : in std_logic;
9         Ci : in std_logic;      -- Acarreo de entrada
10        Co : out std_logic;     -- Acarreo de salida
11        S : out std_logic      -- Resultado
12    );
13 end entity;
14
15 architecture Restador_1bit of Restador_1bit is
16 begin
17
18     S <= A xor B xor Ci;
19     Co <= ((not A) and B) or ((not A) and Ci) or (B and Ci);
20
21 end Restador_1bit;
```



```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.numeric_std.all;
4
5  entity Restador_nbits is
6  generic (
7      n: integer := 2      -- Especificamos bits del sumado
8  );
9  port
10 (
11     -- Entrada y salida de bits
12     A, B      : in std_logic_vector(n-1 downto 0);    --
13     neg_LED    : out std_logic;
14     LEDS      : out std_logic_vector(n-1 downto 0);    --
15
16     -- Displays de 7 seg
17     clock      : in  std_logic;
18     display    : out  std_logic_vector(7 downto 0);
19     common     : out  std_logic_vector(3 downto 0)
20 );
21 end Restador_nbits;
```

```
23 Architecture Restador_nbits of Restador_nbits is
24
25     -- Para impresion de numeros en display
26     type num_array is array (0 to 9) of std_logic_vector(7 downto 0);
27     constant numbers : num_array :=
28     (
29         "11000000", -- 0
30         "11111001", -- 1
31         "10100100", -- 2
32         "10110000", -- 3
33         "10011001", -- 4
34         "10010010", -- 5
35         "10000010", -- 6
36         "11111000", -- 7
37         "10000000", -- 8
38         "10011000"  -- 9
39     );
40
```



```
41 -- Componente con sumador de 1 bit completo
42 component Restador_1bit is
43     port
44     (
45         A : in std_logic;
46         B : in std_logic;
47         Ci : in std_logic;      -- Acarreo de entrada
48         Co : out std_logic;     -- Acarreo de salida
49         S : out std_logic      -- Resultado
50     );
51 end component;
52
53 -- Señales para multiplexado de display
54 signal count : integer range 0 to 10000;
55 signal comun_index : integer range 0 to 4;
56
57 -- Señales para sumador de n bits
58 signal S : std_logic_vector(n-1 downto 0); -- Salida de suma de n bits
59 signal C : std_logic; -- Acarreo de primer bit
60 signal neg : std_logic; -- Booleano para saber si es n
61 begin
62
63     -- Generamos sumas completas de cada bit, y los ponemos en cascada con el acarreo d
64
65     Res0: Restador_1bit port map(A(0), B(0), '0', C, S(0)); -- Suma del bit 0
```

```
66
67     Res1: Restador_1bit port map(A(1), B(1), C, neg, S(1));
68
69     neg_LED <= not neg;
70
71     -- Reloj para delay de multiplexado
72     delay_clock : process (clock)
73     begin
74         if rising_edge(clock) then
75             if count < 10000 then
76                 count <= count + 1;
77             else
78                 if comun_index < 2 then
79                     comun_index <= comun_index + 1;
80                 else
81                     comun_index <= 0;
82                 end if;
83                 count <= 0;
84             end if;
85         end if;
86     end process;
87
88     -- Impresion de display individual
89     display_print : process (comun_index)
90     begin
```



```
89 begin
90     case comun_index is
91     when 1 =>
92         if neg = '1' then -- Si es negativo imprimir
93             common <= "1101";
94             display <= "10111111";
95         end if;
96     when 2 =>
97         common <= "1110";
98         if neg = '1' then -- Si es negativo aplicar
99             display <= numbers(to_integer(unsigned(not s) + 1));
100             LEDS <= not std_logic_vector(unsigned(not s) + 1);
101         else
102             display <= numbers(to_integer(unsigned(s)));
103             LEDS <= not s;
104         end if;
105     when others =>
106         common <= "1111";
107     end case;
108 end process;
109
110 end Restador_nbits;
111
```

Multiplier Unsigned

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.std_logic_arith.all;
4  use IEEE.std_logic_unsigned.all;
5
6  entity Mult_MUU is
7      generic
8      (
9          n: integer := 2
10     );
11     port
12     (
13         A, B : in std_logic_vector(n-1 downto 0);
14         output : out std_logic_vector(2*n-1 downto 0)
15     );
16 end Mult_MUU;
17
18 architecture Aritmetica of Mult_MUU is
19 begin
20     process(A, B)
21         variable MUU : unsigned(2*n-1 downto 0);
22     begin
23         MUU := unsigned(A) * unsigned(B);
24         output <= not std_logic_vector(MUU); -- LEDS
25     end process;
26 end Aritmetica;
```




Multiplier Signed

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.std_logic_arith.all;
4  use IEEE.std_logic_unsigned.all;
5
6  entity Mult_MSS is
7      generic
8      (
9          n: integer := 2
10     );
11     port
12     (
13         A, B    : in std_logic_vector(n-1 downto 0);
14         output   : out std_logic_vector(2*n-1 downto 0)
15     );
16 end Mult_MSS;
17
18 architecture Aritmetica of Mult_MSS is
19 begin
20     process(A, B)
21     variable MSS : signed(2*n-1 downto 0);
22     begin
23         MSS := signed(A) * signed(B);
24         output <= not std_logic_vector(MSS); -- LEDS
25     end process;
26 end Aritmetica;
```

Conclusion

Each of these circuits was designed and simulated, demonstrating the importance of optimization techniques such as carry look-ahead (CLA) to improve performance in multi-bit operations.

The implementation on the FPGA allowed real-time observation of the behavior of these circuits, clearly displaying results on the device's displays. This demonstrates their practical applicability in reconfigurable hardware systems. Comparators can be used in control and classification systems, adders and subtractors in complex arithmetic operations, and multipliers in digital signal processing and advanced mathematical algorithms. FPGAs provide a flexible and efficient platform for these applications, allowing designs to be adjusted according to system needs.