



Universidad Autónoma De Querétaro
Facultad de Ingeniería



Autonomous University of Querétaro
Faculty of Engineering.

Career: Automation Engineer.

Subject: Systems with reconfigurable logic.

Student: Martínez Murillo Omar Yarif.

Student: Diego Joel Zúñiga Fragoso.

Student: Daniela del Carmen Manríquez Navarro.

Student: Joselyn Gallegos Abreo.

Practice 9: UART_RX





Introduction

UART (Universal Asynchronous Receiver/Transmitter) communication is a serial communication method that enables data exchange between two devices asynchronously, meaning it does not require a shared clock signal. This is achieved through a specific protocol that defines how data bits are initiated, transmitted, and terminated. Before communication can begin, both devices must be configured with the same parameters, such as baud rate, data bit count, parity bits, and stop bits.

In this practice, an FPGA was programmed to implement the UART protocol, specifically developing UART_RX communication using a state machine. The FPGA was configured to receive data from a computer terminal via USB-TTL and display it on an LCD. A series of words were transmitted from the computer to the FPGA, and the data was displayed on the LCD screen.

Methodology

Step 1: State machine definition

A state machine was designed with multiple states to handle UART_RX data reception and subsequent display on an LCD. The machine includes states for LCD configuration, waiting for data, and character printing.

Step 2: Clock configuration

A clock divider was implemented to control the UART_RX transmission speed, ensuring data reception at 9600 baud. The clock also controls the state transitions within the machine.

Step 3: UART data reception

The UART_RX component was designed to receive asynchronous serial data from a computer terminal via USB-TTL. As the data arrives at the FPGA, it is temporarily stored until reception is complete.



Step 4: LCD configuration state

Before displaying the data on the LCD, the system goes through several configuration states to initialize and prepare the LCD screen, ensuring it is ready to receive data.

Step 5: Character printing state

Once the data is received by UART_RX, the system enters the printing state, where the ASCII data is sent to the LCD screen. The state machine controls the printing process bit by bit, ensuring each character is correctly displayed.

Step 6: Compilation and programming

The code was compiled in the development environment and programmed onto the FPGA. Tests were conducted to verify that data sent from the computer was correctly displayed on the LCD screen.

Results

Base algorithm UART_RX

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  -- use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity UART_RX is
7      port
8      (
9          i_FPGA_CLK      : in STD_LOGIC;           -- Oscilador de placa
10         i_RST            : in STD_LOGIC;           -- Boton de reset (Par
11
12         i_RX             : in STD_LOGIC;           -- Reception PIN
13         o_DVD            : out STD_LOGIC;
14         o_RDY            : out STD_LOGIC;           -- End of Reception
15         o_DATA           : out STD_LOGIC_VECTOR(7 downto 0) -- Valor de dato recep
16     );
17 end uart_rx;
```



```
19
20 architecture Behavioral of uart_rx is
21
22     constant clk_per_bit : integer := 5208; -- 100 MHz / 9600 baud = 10417
23
24     signal cnt : integer range 0 to clk_per_bit-1 := 0;
25     signal rx_data : STD_LOGIC := '0';
26     signal busy : STD_LOGIC := '0';
27     signal num_bits : STD_LOGIC_VECTOR(3 downto 0) := (others => '0'); -- Count to 8
28     signal data_out_buf : STD_LOGIC_VECTOR(7 downto 0) := (others => '0');
29
30 begin
31     process(i_FPGA_CLK) begin
32         if rising_edge(i_FPGA_CLK) then
33             rx_data <= i_RX;
34             if busy = '0' then
35
36                 if rx_data = '0' then -- Start of transmission
37                     busy <= '1';
38                     num_bits <= x"0";
39                 end if;
40
41                 -- o_RDY <= '0'; -- want the rdy flag to pull high one clock cycle when w
42                 cnt <= ((clk_per_bit-1)/2); -- Start Bit so only need to look half peri
43
44             else -- busy = '1'. Sampling the rest of the bits in frame
45
46                 -- Start searching for middle of bit by counting down
47                 if cnt = 0 then -- Found middle
48
49                     if num_bits = 0 then -- first (start) bit sampled
50                         busy <= not rx_data;
51                         num_bits <= num_bits + 1;
52                     elsif num_bits = 9 then -- Sampled all bits
53                         o_RDY <= '1'; -- Want the rdy flag to pull high one clock cycle
54
55                         busy <= '0';
56                         o_DATA <= data_out_buf;
57                     else -- Still sampling
58                         data_out_buf(conv_integer(num_bits)-1) <= rx_data;
59                         busy <= '1';
60                         num_bits <= num_bits + 1;
61                     end if;
62
63                     cnt <= clk_per_bit-1; -- Reset. Next middle is one whole period away
64
65                 else -- Still finding middle (i.e. counting up)
66                     cnt <= cnt + 1;
67                 end if;
68             end if;
69         end if;
70     end process;
71 end Behavioral;
```



Base algorithm LCD

```
14 library IEEE;
15 use IEEE.std_logic_1164.all;
16 use IEEE.numeric_std.all;
17
18 entity LCD is
19     port
20     (
21         i_FPGA_CLK      : in STD_LOGIC;
22         i_RST           : in STD_LOGIC;
23
24         i_DATA          : in STD_LOGIC_VECTOR(7 downto 0);
25         i_ST            : in STD_LOGIC;           -- Señal de start
26         o_RS, o_E, o_RW : out STD_LOGIC;
27         o_LCD_DATA      : out std_logic_vector(7 downto 0) -- 8 Bits ASCII
28     );
29 end LCD;
30
31 -----
32 architecture char_print of LCD is
33
34     -- Señales para transición de estados
35     type States is (S0, S1, IDLE, S2, S3, S4, S5, S6, S7, S8);
36     signal act_state, next_state: States := S0;
37
38     -- Señal para división de reloj
39     signal count: integer range 0 to 2500000 := 0;
40
41 begin
42
43     o_RW <= '0';
44
45     -----
46     -- DIVISION DE RELOJ PARA RETARDO ENTRE TRANSICIONES DE SM --
47     -----
48     process (i_FPGA_CLK)
49     begin
50         if rising_edge(i_FPGA_CLK) then
51             if count = 2500000 then
52                 act_state <= next_state;
53                 count <= 0;
54             else
55                 count <= count + 1;
56             end if;
57         end if;
58     end process;
59
```



```
61      -- MAQUINA DE ESTADO PARA IMPRESION DE CARACTER --
62      -----
63      process (act_state)
64      begin
65          case act_state is
66              -- ESTADOS DE CONFIGURACION --
67              when S0 =>
68                  -- Señales de salida
69                  o_LCD_DATA <= X"38"; -- Set(dato, matriz)
70                  o_E <= '1'; -- Sube señal
71                  o_RS <= '0'; -- Configuración del o_RS
72                  -- Estado futuro en funcion de entradas
73                  next_state <= S1;
74              when S1 => -- BAJA SEÑAL
75                  -- Señales de salida
76                  o_LCD_DATA <= "00000000"; -- Set(dato, matriz)
77                  o_E <= '0'; -- Baja la señal
78                  o_RS <= '0'; -- Configuración del o_RS
79                  -- Estado futuro
80                  next_state <= S2;
81
82              when S2 => -- Limpia pantalla
83                  -- Señales de salida
84                  o_LCD_DATA <= X"01"; -- Clear LCD
85                  o_E <= '1';
86                  o_RS <= '0';
87                  -- Estado futuro
88                  next_state <= S3;
89              when S3 =>
90                  -- Señales de salida
91                  o_LCD_DATA <= "00000000"; -- Set(dato, matriz)
92                  o_E <= '0'; -- Baja la señal
93                  o_RS <= '0'; -- Configuración del o_RS
94                  -- Estado futuro
95                  next_state <= S4;
96              when S4 =>
97                  -- Señales de salida
98                  o_LCD_DATA <= X"0D"; -- Activar LCD y cursor
99                  o_E <= '1';
100                  o_RS <= '0';
```




```
115      -- Estado futuro
116      next_state <= S5;
117
118      when S5 =>
119
120          -- Señales de salida
121          o_LCD_DATA <= "00000000"; -- Set(dato, matriz)
122          o_E <= '0'; -- Baja la señal
123          o_RS <= '0'; -- Configuración del o_RS
124
125          -- Estado futuro
126          next_state <= IDLE;
127
128      -- ESTADOS DE ESPERA E IMPRESION --
129      when IDLE => -- Estado inactivo cuando esperando señal de inicio
130
131          -- Enviamos señales de salida de estado actual
132          o_LCD_DATA <= "00000000";
133          o_E <= '0';
134          o_RS <= '0';
135
136          -- Actualizamos estado futuro en funcion de las entradas
137          if i_RST = not '1' then -- El boton es resistencia PULL-UP
138              next_state <= S0;
139          elsif i_ST = '1' then
140              next_state <= S6;
```



```
142         next_state <= IDLE;
143     end if;
144
145     when S6 =>
146         -- Enviamos señales de salida de estado actual
147         o_LCD_DATA <= "00000000";
148         o_E <= '0';
149         o_RS <= '0';
150
151         -- Actualizamos estado futuro en funcion de las entradas
152         if i_RST = not '1' then
153             next_state <= S0;
154         elsif i_ST = '0' then
155             next_state <= S7;
156         else
157             next_state <= S6;
158         end if;
159
160     when S7 =>
161
162         -- Señales de salida
163         o_LCD_DATA <= i_DATA;
164         o_E <= '1';
165         o_RS <= '1';
166
167     when S7 =>
168
169         -- Señales de salida
170         o_LCD_DATA <= i_DATA;
171         o_E <= '1';
172         o_RS <= '1';
173
174         -- Estado futuro
175         next_state <= S8;
176
177     when S8 =>
178
179         -- Señales de salida
180         o_LCD_DATA <= "00000000"; -- Set(dato, matriz)
181         o_E <= '0'; -- Baja la señal
182         o_RS <= '0'; -- Configuración del o_RS
183
184         -- Estado futuro
185         next_state <= IDLE;
186
187     when others => null;
188 end case;
189 end process;
190
191 end char_print;
```




Hardware of FPGA with UART_RX





Conclusion

The implementation of a state machine for UART reception (UART_RX) on an FPGA emphasized the importance of serial communication protocols in digital systems. The use of UART_RX allowed efficient data reception from a computer terminal to the FPGA, with precise control over the start, data, parity, and stop bits. This type of communication is crucial in applications where devices need to receive data asynchronously without a shared clock signal.

Applications for such systems include connecting microcontrollers, sensors, and other electronic devices, particularly in embedded systems where UART is used for receiving communication from external modules or peripherals. Implementing this technique in FPGAs highlights their flexibility and power in designing custom communication systems.