



Universidad Autónoma De Querétaro
Facultad de Ingeniería



Autonomous University of Querétaro
Faculty of Engineering.

Career: Automation Engineer.

Subject: Systems with reconfigurable logic.

Student: Martínez Murillo Omar Yarif.

Student: Diego Joel Zúñiga Fragoso.

Student: Daniela del Carmen Manríquez Navarro.

Student: Joselyn Gallegos Abreo.

Practice 10: Step-Motor





Introduction

In this project, a stepper motor will be controlled using state machines divided into separate components. One component manages the LCD, which will display the input distances. The next component establishes UART_RX communication to receive distances sent by the PC, and another component handles UART_TX communication to send a confirmation message for the received distance. Lastly, a motor component is created to perform the necessary steps corresponding to the specified distances.

Methodology

Clock Divider (CLK_DIV)

Purpose: This component divides the FPGA's base clock to obtain a frequency suitable for the required baud rate in UART communication or other timing-sensitive operations.

Implementation:

The CLK_DIV component takes the FPGA's clock frequency and an output frequency as generic parameters.

It divides the input clock signal using a counter, so each cycle of the output clock matches the desired output frequency. This clock division helps control timing in the state machine and data transmission or reception rates.

Code Highlights:

The component contains a counter that increments with each clock pulse.

Once the counter reaches the necessary count to create the desired frequency, it resets and toggles the output clock (o_clk).

UART_RX Component (UART_RX)

Purpose: Receives serial data asynchronously from the PC and outputs the received byte when the transmission is complete.



Implementation:

The UART_RX component receives the clock signal, reset, and input signal (i_RX) for data reception.

A finite state machine (FSM) manages the reception, starting with detecting a start bit (indicating data transmission has begun), capturing each data bit sequentially, and checking parity before signaling data reception completion.

Code Highlights:

States:

IDLE: Waits for the start bit to begin data reception.

DATA_RECEIVE: Captures data bits as per the baud rate, stores them in the DATA register, and validates the parity bit at the end.

Outputs:

o_RCV signals that a new byte of data is ready.

o_DATA holds the received data byte.

UART_TX_string Component

Purpose: Sends a series of characters as a string through UART.

Implementation:

Uses a state machine to manage string transmission, character by character, to the serial output.

When triggered by i_ST, it reads each byte from i_string, passes it to a UART_TX_byte component for transmission, and waits for acknowledgment before sending the next byte.

Code Highlights:

States:

IDLE: Waits for the start signal (i_ST) to begin transmission.

WAIT_RDY: Checks if the previous character has been transmitted.



SEND_CHAR: Sends each character in sequence and transitions back to **WAIT_RDY** until the entire string is transmitted.

LCD_putstring Component

Purpose: Displays a string of text on an LCD by sending ASCII characters one at a time.

Implementation:

This component takes an input string (**i_string**) and, when triggered by the start signal (**i_ST**), outputs each character in sequence to the LCD.

State transitions handle LCD initialization, screen clearing, and data loading in line with LCD timing requirements.

Code Highlights:

States:

CONFIG0 and **CONFIG1:** Initialize the LCD with specific commands.

CLEAR_DISP: Clears the display.

SEND_CHAR: Outputs each character from the input string to the LCD in sequence.

NEW_LINE: Advances to the next line after a set number of characters, ensuring proper display format.

Stepper Motor Component (Stepper_motor)

Purpose: Controls the stepper motor based on direction and step frequency.

Implementation:

Receives control signals **i_ON** (on/off) and **i_DIR** (direction). Using a state machine, it cycles through a sequence to rotate the motor in the specified direction at the desired speed.

Code Highlights:

States:



IDLE: Waits for the i_ON signal to start stepping.

STEPS: Executes each step in the motor sequence, updating o_STEPS for control and tracking completed steps.

Outputs:

o_STEPS provides the step sequence to drive the motor.

o_done_steps records the number of completed steps.

Main Code Overview

The main code (probably Practica_10.vhd) integrates each of these components, coordinating their functions to receive distances via UART, display them on an LCD, and control the motor accordingly.

Components in the Main Code:

CLK_DIV for clock generation tailored to the needs of UART and other timing-sensitive tasks.

UART_RX to receive data bytes from the PC, likely distances for the motor.

LCD_putstring to display the received distance on the LCD.

Stepper_motor to drive the motor based on received distance input.

Data Flow:

UART_RX captures data from the PC, triggering the display update via LCD_putstring.

The motor component receives control signals derived from the distance data, performing the required steps as commanded.



This component-based design allows for modular and efficient control of each subsystem (UART reception, LCD display, motor control) within the FPGA environment.

Results

Base algorithm UART_RX

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.numeric_std.all;
4
5  entity UART_RX is
6      generic
7      (
8          baud_freq      : INTEGER;
9          clk_freq       : INTEGER
10     );
11  port
12  (
13      i_FPGA_CLK        : in STD_LOGIC;
14      i_RST             : in STD_LOGIC;
15
16      i_RX              : in STD_LOGIC;
17      o_RCV             : out STD_LOGIC;
18      o_DATA            : out STD_LOGIC_VECTOR(7 downto 0)
19  );
20  end UART_RX;
21
22  architecture Reception of UART_RX is
23      -- Division de reloj
24      component CLK_DIV is
25          generic
26          (
27              clk_freq    : integer          -- Frecuencia interna de FPGA (Hz)
28          );
29          port
30          (
31              i_out_freq  : integer;          -- Frecuencia deseada
32              i_FPGA_clk  : in STD_LOGIC;     -- Señal de reloj base
33              o_clk       : out STD_LOGIC
34          );
35      end component;
36
37      signal UART_CLK : STD_LOGIC;
38      signal UART_CLK_freq : integer := clk_freq;
39
40      -- Máquina de estado
41      type States is (IDLE, DATA_RECEIVE);
42      signal act_state : States := IDLE; -- Ponemos en estado inicial la maquina
43
44      -- Señales para muestreo de dato
45      signal middle : STD_LOGIC := '0';
46      signal data_index : integer range 0 to 9 := 0;
47      signal DATA : STD_LOGIC_VECTOR(7 downto 0) := x"41";
```



Base algorithm UART_TX

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3  use IEEE.numeric_std.all;
4
5  -----
6  entity UART_TX_string is
7  generic
8  (
9      baud_freq    : INTEGER;          -- Frecuencia de transmision (bit/s)
10     clk_freq     : INTEGER           -- Frecuencia del reloj (Hz)
11 );
12 port
13 (
14     i_CLK         : in STD_LOGIC;     -- Señal de reloj bas
15     i_RST         : in STD_LOGIC;     -- Señal de RST
16
17     -- I/O
18     i_string      : in STD_LOGIC_VECTOR(623 downto 0); -- 79 caracteres maxi
19     i_ST          : in STD_LOGIC;     -- Señal para indicar
20     o_RDY         : out STD_LOGIC;    -- Indica si esta lis
21
22     -- I/O Fisicas
23     o_TX          : out STD_LOGIC     -- Pin TX de transmision serial
24 );
25 end UART_TX_string;
26
27 -----
28 architecture transmit of UART_TX_string is
29     -- DIVISION DE RELOJ --
30     component CLK_DIV is
31     generic
32     (
33         clk_freq    : integer          -- Frecuencia interna de FPGA (Hz)
34     );
35     port
36     (
37         i_out_freq   : integer;        -- Frecuencia deseada
38         i_FPGA_clk   : in STD_LOGIC;   -- Señal de reloj base
39         -- Ver si poner RST
40         o_clk        : out STD_LOGIC
41     );
42     end component;
43
44     signal UART_clk : STD_LOGIC;
45
46     -- UART_TX_byte --
47     component UART_TX_byte is
48     generic
49     (
50         clk_freq    : INTEGER;         -- Frecuencia del reloj (Hz)
51         baud_freq   : INTEGER         -- Baudios de transmision (bit/s)
```



Base algorithm LCD

```
4  use IEEE.std_logic_1164.all;
5  use IEEE.numeric_std.all;
6
7  entity LCD_putstring is
8      generic
9      (
10         clk_freq      : INTEGER          -- Frecuencia del reloj (Hz)
11     );
12     port
13     (
14         i_RST          : in STD_LOGIC;    -- Reinicio de maquina
15         i_CLK          : in STD_LOGIC;
16
17         -- I/O fisicas de LCD
18         o_RS, o_E, o_RW : out STD_LOGIC;
19         o_LCD_DATA      : out std_logic_vector(7 downto 0); -- 8 Bits ASCII
20
21         -- I/O virtuales
22         i_ST           : in STD_LOGIC;    -- Señal de start
23         i_string       : in STD_LOGIC_VECTOR(255 downto 0); -- Cadena de 33 caracteres
24
25         o_RDY          : out STD_LOGIC    -- Indicador de listo
26     );
27 end LCD_putstring;
28
29 architecture string_print of LCD_putstring is
30     -- SEÑALES PARA MAQUINA DE ESTADOS FINITOS --
31     type States is (DOWN_SIGNAL, CONFIG0, CONFIG1, IDLE, CLEAR_DISP, SEND_CHAR, NEW_LINE);
32     signal act_state : States := CONFIG0;
33     signal stored_state : States; -- Para ahorrar el uso multiple de down signal
34     -- DIVISION DE RELOJ --
35     component CLK_DIV is
36         generic
37         (
38             clk_freq : integer          -- Frecuencia interna de FPGA (Hz)
39         );
40         port
41         (
42             i_out_freq : integer;        -- Frecuencia deseada
43             i_FPGA_clk : in STD_LOGIC;   -- Señal de reloj base
44             -- Ver si poner RST
45             o_clk      : out STD_LOGIC
46         );
47     end component;
48
49     signal LCD_clk : STD_LOGIC;
50
51     signal char_index : INTEGER := 0;
52
53
```




```
62 -----  
63 -- MAQUINA DE ESTADOS FINITOS --  
64 -----  
65 process (LCD_CLK, i_RST)  
66 begin  
67     if (i_RST = '1') then                -- Se presiona RST  
68         act_state <= CONFIG0;  
69     elsif rising_edge(LCD_CLK) then      -- Se detecta señal de reloj  
70         case act_state is  
71             when DOWN_SIGNAL =>  
72                 -- Señales de salida  
73                 o_E <= '0'; o_RS <= '0';  
74                 o_RDY <= '0';  
75  
76                 -- Estado futuro  
77                 act_state <= stored_state;  
78  
79             -- ESTADOS DE CONFIGURACION --  
80             when CONFIG0 =>              -- SET(DATO, MATRIZ)  
81                 -- Señales de salida  
82                 o_E <= '1'; o_RS <= '0'; o_LCD_DATA <= X"38";  
83                 o_RDY <= '0';  
84  
85                 -- Estado futuro en funcion de entradas  
86
```

Base algorithm STEPPER MOTOR

```
4  library IEEE;  
5  use IEEE.std_logic_1164.all;  
6  use IEEE.numeric_std.all;  
7  -----  
8  entity Stepper_motor is  
9      generic  
10         (  
11             clk_freq          : INTEGER := 50000000  
12         );  
13     port  
14         (  
15             i_FPGA_clk        : in STD_LOGIC;          -- Señal de reloj base  
16             i_RST              : in STD_LOGIC;          -- Reinicio total  
17  
18             i_ON               : in STD_LOGIC;          -- Encendido  
19             i_DIR              : in STD_LOGIC;          -- 0 izquierda | 1 Derecha  
20  
21             o_STEPS            : out STD_LOGIC_VECTOR(3 downto 0); -- 4 bobinas del  
22             o_done_steps       : out INTEGER;           -- Devuelve la cantidad de pasos |  
23  
24             i_step_freq        : in INTEGER            -- velocidad de paso en Hz  
25         );  
26 end Stepper_motor;
```



```
30 -- Division de reloj
31 component CLK_DIV is
32   generic
33   (
34     clk_freq      : integer          -- Frecuencia interna de FPGA (Hz)
35   );
36   port
37   (
38     i_out_freq     : integer;          -- Frecuencia deseada
39     i_FPGA_clk     : in STD_LOGIC;    -- Señal de reloj base
40     o_clk          : out STD_LOGIC
41   );
42 end component;
43
44 signal STEP_CLK : STD_LOGIC;
45
46 -- Maquina de estado --
47 type States is (IDLE, WAIT_ST, STEPS);
48 signal act_state : States := IDLE; -- Ponemos en estado inicial la maquina
49
50 -- Señales de motor a paso --
51 type array_4 is array (0 to 3) of STD_LOGIC_VECTOR(3 downto 0);
52 signal steps_sequence : array_4;
53 signal step_index : INTEGER := 0;
54
55 steps_sequence(0) <= "0001";
56 steps_sequence(1) <= "0010";
57 steps_sequence(2) <= "0100";
58 steps_sequence(3) <= "1000";
59
60 o_done_steps <= done_steps;
61
62 -----
63 -- MAQUINA DE ESTADOS FINITOS --
64 -----
65
66 C_STEP_CLK : CLK_DIV
67   generic map ( clk_freq => clk_freq )
68   port map ( i_out_freq => i_step_freq, i_FPGA_clk => i_FPGA_clk, o_clk => STEP_CLK )
69
70 o_STEPS <= steps_sequence(step_index);
71
72 process (STEP_CLK, i_RST, i_ON)
73 begin
74   if (i_RST = '1') then
75     act_state <= IDLE;
76     step_index <= 0;
77   elsif (rising_edge(STEP_CLK)) then
78     case act_state is
79       when IDLE =>
80         -- Esperar señal ST
81         -- Salidas del estado
```






Base code

```
5 entity Practica_10 is
6   generic
7   (
8     clk_freq      : INTEGER := 50000000
9   );
10  port
11  (
12    i_FPGA_clk      : in STD_LOGIC;      -- Señal de reloj base
13    i_RST           : in STD_LOGIC;      -- Reinicio total
14
15    i_START         : in STD_LOGIC;
16    i_STOP          : in STD_LOGIC;
17    i_VEL           : in STD_LOGIC_VECTOR(1 downto 0);
18
19    -- UART
20    i_RX            : in STD_LOGIC;
21    o_TX            : out STD_LOGIC;
22
23    -- LCD
24    o_RS, o_E, o_RW : out STD_LOGIC;
25    o_LCD_DATA      : out std_logic_vector(7 downto 0);    -- 8 Bits ASCII
26
27    -- STEPPER MOTOR
28    o_STEPS         : out STD_LOGIC_VECTOR(3 downto 0)    -- 4 pasos del motor a
29    --o_LED          : out STD_LOGIC
30  );
31
32  -- DEFINICION DE RELOJ
33  component CLK_DIV is
34    generic
35    (
36      clk_freq      : INTEGER      -- Frecuencia interna de FPGA (Hz)
37    );
38    port
39    (
40      i_out_freq     : INTEGER;      -- Frecuencia deseada
41      i_FPGA_clk      : in STD_LOGIC; -- Señal de reloj base
42      o_clk           : out STD_LOGIC
43    );
44  end component;
45
46  signal P10_CLK : STD_LOGIC;
47  constant P10_freq : INTEGER := 1000000;
48
49  -- MAQUINA DE ESTADOS FINITOS --
50  type states is (LCD_SEND, TX_SEND, PRINT_IDLE, IDLE, PRINT_COUPLING, COUPLING, WAIT);
51  signal act_state : states := PRINT_IDLE;
52
53  signal LCD_nxt_state : states;
54  signal TX_nxt_state : states;
55  signal STOP_nxt_state : states;
```

```
130 -- UART --
131 component UART_TX_string
132 generic
133 (
134     baud_freq : INTEGER;
135     clk_freq : INTEGER
136 );
137 port
138 (
139     i_CLK : in STD_LOGIC;
140     i_RST : in STD_LOGIC;
141     i_string : in STD_LOGIC_VECTOR(623 downto 0);
142     i_ST : in STD_LOGIC;
143     o_RDY : out STD_LOGIC;
144     o_TX : out STD_LOGIC
145 );
146 end component;
147
148 signal TX_message : STD_LOGIC_VECTOR(623 downto 0);
149 signal TX_ST      : STD_LOGIC := '0';
150
151 signal TX_RDY     : STD_LOGIC;
152
```

Hardware of Stepper motor







Conclusion

The modular design of this project emphasizes the importance of managing each component individually to achieve a fully functional main code. By separating the UART, LCD, and motor control into distinct components, the system achieves greater flexibility, clarity, and ease of debugging, which are crucial in complex digital systems.

UART: Implementing the UART as a separate component ensures reliable data reception and transmission, allowing the FPGA to communicate effectively with external devices, such as a PC. This is essential for receiving commands or data and sending back confirmation messages, enabling smooth interaction with other systems.

LCD: The LCD component provides a real-time interface for displaying information, such as distance or status updates. By handling this display as an independent module, the system maintains a user-friendly interface without overloading the main code with display-specific logic.

Stepper Motor Control: Having dedicated motor control allows for precise and responsive step adjustments based on input commands. The modular motor component translates distance data into controlled movements, making it ideal for applications requiring exact positioning.

In summary, designing these components independently supports efficient integration in the main code, where each component's functionality is optimized. This modular approach not only enhances code readability and reusability but is also essential in applications such as automation, where UART, LCD, and motor control play pivotal roles in system interaction and control.