UNIT- III

G1. Suman

bus :- Digital Electronics

Logic gates, Simple Combinational Circuits - Half and.

full Adders, BCD Adder, Latences and Flip Flops CS-R, J-K,

T and D), Shift Registers and Counters.

Logic Gates :

Digital Legic gate is an electronic component which results an output after implementing logic on its input signal. These serve as basic building blocks of any digital system irrespective of its Complexity.

Digital Logic Gates are catagonized into


1) AND Gate 2) OR Gate 3) NOT Gate 4) NAND

Gate 5) NOR Gate 6) Ex-OR Gate 7) Ex-NOR Gate.

Among these first three (AND, OR, NOT) Gides all called as basic logic gates and also temmed as ADI Logic. The New two gates i.e., NAND and NOR gates are called as Universal Logic gates since by using these two gates we can realize any logic gates.

The Ex-OR and Ex-NOR gates are other special logic gates which can be used as OH function and Even function respectively.

In AND Gate, when two inputs are active high, then the output is Active high, otherwise output is active Low. The IC Number for AND gate is IC7408. The Logic symbol and touth table for AND gate is shown helow.



A	В	$X = A \cdot B$
0	٥	0
0	J	0
1	D	0
1	1	1

P


dire

The

2. OR Gate :-

In OR gate, when two inputs one active low then the output is active low, otherwise output is active high. The IC number for OR gate is IC 7432.

The Logic symbol and touth table for OR gate is as shown below.



Α	ß	X = A + B
0	0	0
0	1	1
1	0	1-1
1	t	1

3. NOT Gate :-

In NOT gate, when input is high then output is low and vice versa. The IC number for NOT gate is IC 7404.

The Logic symbol and touth table for NOT gate is as shown below.



Α	$X = \overline{A}$
0	1
ı	0

0

The inverse operation of AND gate is called NAND.

"AND + NOT = NAND". In NAND gate, when two inputs one high then output is active low. Otherwise, output is high. The IC number for NAND gate is IC 7400.

Logic symbol and truth table for the NAND gate is as below.

A B X=A.B

A = A - B B = A - B


5. NOR Gote:

The inverse operation of ORgate is called NOR

Gate. "OR+NOT = NOR". In NOR Gate, When two inputs
one active low, output is active high. Otherwise, the
output is active low. The IC Number for NOR gate is

IC 7402. The Logic symbol and truth table for the NOR gate
is as shown below.


A B X=A+B



6. Ex-OR gate :-

This gate can be used for representing Odd Function.

In Ex-OR gate, when two inputs are different then output is active high, other wise output is active low. This gate also can be used to represent "Not equal to Compare" function. The Logic symbol and truth table for Ex-OR







ABB = AB+AB

The IC number for Ex-OR gate is IC7486.

7. EX-NOR Grate:

This gate can be used to represent the Even Function. In Ex-NOR gate, When two inputs are same output is active high otherwise output is active Low. This gate can also be used to represent "Equal to Compare" Function. The IC number for tx-Nor gate is IC 7486. The Logic symbol and truth table for the Ge-Nor gate is as shown below.




AOB= AB+AB

Α	В	X=AOB
0	0	
0	1	' '
1	0	0
		_ i

* Some Boolean Expressions:

All Logic gates can be represented with mathematica expressions. Those expressions are called Bodean expression For Example: Let us consider A+B.C+BD.



AB AB

Scanned with OKEN Scanner

BC


BC

1/100

Combinational Circuits ;

When Logic gates are connected to getner to porduce specified output for specified combinations of input variables, with no storage involved, the resulting circuit is called "Combinational Logic".

It contains input variables, Logic gates and output of Variables. Outputs depends on present input combinations only.




Design procedure for Combinational Circuit:

- 1) Definition of Statement
- a) Identifying the input and ofp variables
- 3) Representation of i/p and o/p variable with symbols.
- 4) Construct the truth table for the given input statement
- 5) Simplify the boolean function up to Least equation.
- 6) Draw the Combinational Circuit.

Half - Adder :-


Half Adder adds the two input variables at a time.
The input variables for half adder is A, B. outputs are sum(s),
Carry (c).



Sum;	. 1
B	B .
Ā	0,
A (D)	3

In	Inputs		Outputs		
A	В	Sum	Carry		
0 0 1 1	0 1	0 1 1	0 0 0		

: Sum = AB + AB




9 Sum = ABB= AB+AB Carry - AB.

Adder :-

Full Adder adds three bits at a time and produces a sum and

& Inputs one A, B & Cin * Outputs alle Sum(s) & Carry (c).



put		, output	
В	Cin	Sum	
0	0	0	0
O	1	1	0
1	0	l	Ø
1	1	0	•
0	0	t	0
0	1	0	1
1	0	0	1
1	1	1	1
	B 0 0 1 1 0	B Cin	B Cin Sum 0 0 0 0 1 1 1 0 1 0 0 1 0 1 0

Sum :-

X E	cin.	BGE	BCH	BCin
Ā	1	0,	3	1) 2
A	0.	2	(C),	(


Sum = AB Cin + ABCin + ABCin + ABCin

Let B & Cin = X


$$= \overline{A} X + A \overline{X}$$


. C -- A & B& C






Carry = A Cin + AB + B Cin





put y becomes I will addes (6) the BCD sum to correct it. When sum greater than I , it adds 0110 in 2nd EL: 6+8 my adder. 6 --> 0110 5-> 1001 1110 (14) Invalid +6 0110 00010100 Withen Cout = 1 and sum lessthan 9. Then also becomes 1 10, the 2nd binary rumber adds onto to the result is En: 8+9 9-> 1001 carry 1 0001 1 01 11 sequential 7 The Combination of Combinational Circuit and X memory element is called " Sequential circuits". Crisists of Logic gates and memory elements. In sequential circuits, output departs on present inputs and past outputs. The past outputs one provided by memory element Connected in feed back path. Occepteds Combinational Inputs Circuit Memory element



* Complex Circuit


* Difficult to design


Latches & Flip Flops:

* Easy to design

Latch is a device which stores one bit of memory. Latch don not have any clock signal. The Latches are explain formed by using either NOR jates (OT) NAND gates. The Latches are we have S-R Later, J-k Latch - etc. Let us see the operation of S-R Latch using NOR gates.

S-R Latch :





S	R	anti
0	0	NC Reset
1	0	Set

S	R	Qn	Pn+1	State
0	0	0		-
C	0	1. 1	0	No
0	11	101		No Change
0	1	11	0	Reset
Ī	0	10-1	0 1	
1	0	,	; /	Set
1	1	01	-1-	-1
,	, /	,	A Je	valei

Flip flop. The enable input can be given use and gate arrangement. For Nor gate Latch use NAND gate arrangement and for Nand gate latch arrangement. Let us see the No management.


R	D. On
	CUK
َک	Later an
	Enable input Flip Flop

CLK	S	R	Qŋ	Q _{n+1}	State
1	0	C	c	٥	+
1	0	0	1	1	No Change
1	0	1	0	0	T
1	0	1	ı	0_	Reset
1	1	0	0	·	
1	i l	0	1	, 1	Set
1	1	t	0	X	invalid
1	1	1	1	x	

N	26m	Ran	RPA	RQ
3	,	M	3	2
5	I.	(#)	X_{\neg}	X)6]


Qn+1 5


CLK	S	R	9n+1
1	0	0	NC
1	0	1	Reset
1	11	C	Set
1	11	;	invalie



J-K Flip Flop:

If output is fed back as input to the S-R Hip Hop, then that is called J-k Hip Hop. J-k Hip is to eliminate invalid state.






7	K	911
0	0	@n
0	1	SEE SE
l	0	1
ı	1	୍ଦି ବ୍ର
	-	0 1

Q 5				_	
200	to an	Kon	K6n	KQn	
=]	0	M	1 2	9	
-	7	1			- 1
ے ر	المتسا	4	1 7	(6	_

n+ Kan


CLK	.).	K	a,	9,1+1	Steel
^	0	0	0	0	No
1	0	0	ı	1	Chang
1	0	11	0	0	
1	0	ı	1	0	Rese
1	l	0	0		·
1	1	0	1	1	Set
1	1	(0	1 1.	Tiggle
1	1	1	1	0	Og C


T-Flip Flop (T- Flip Flop) :=



GAT	Pn	9n+1
0	0	0
0	1	1
1	0	1
1	1	0

T	$ \Theta_{n+1} $
0	Qn
	Qn







- * T- Flip Flop can be obtained from J-K Hip flop
 by joining J&K inputs.


Flip Flop Can be obtained from J-k Flip Flop by lening not gate between J & k inputs in D Flip Flop if D=0, output is reset


D=1, output is seset





	Qn	Qnti		
20	0	o}	Reset	\Rightarrow
1	0	1 7	Set	
1	1 1	1 2		





ountens:

Counter is the one of the application of Hip Hops.


counters are used to count the number of events by producing different number of states.

Counters are two types:

- 1) Synchronous Counters
- 2) Asynchronous Counters

In Synchronous counters clock input is given to all Plip Plops at a time.

In Asynchronous counters clock input is given to first flip flip only. Asynchronous counters als are also called as Ripple Counter.



* It may be unstable

* Difficult to design

Synchronus Counter

* Clock is connected to all flip flops.

* Speed of operation is

* No propogation delay

* It may be stable


* Easy to design

Ring Counter :


* Ring Counters are used in digital counters to control the execution of instructions in a proper sequence at the appropriate time.

A ring counter can be designed using by D (01) J-K Hipflops.

using D- Flip Flop =




using J-K Plip Flops:




1	1	_	,	_				
CLK	9	c	Q	1	G	2	9	3
1	1		C		Ć		٥	
2	0		1		0		ð	
3	0		0	/ 1		1	0	
4	0	0		Č		,	1	


Ø




Johnson counter can be designed using D- Flip Flops (or) J-k Flip Flops.



CLK	Po	9,	02	Q3
Œ	0	0	0	0
ı	1	0	0	0
2	1	1	0	0
3	1	1	1	6
4	ų .	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	00	0
9		0	0	0



4 - bit Asynchronous Countrell (or) Ripple Countrell:



* A 4-bit binary sipple counter requires 4

D Flipflops.

* First Flip Flop generates LSB and Last Plip Flop generates HSB.

* In Ripple counter, output of first counter acts as clock pulse to the next- Flip Flop.

		1	1	1
CLK	23	92	9,	90
0	0	0	0	0
1	0	0	0	1
2	0	0	L	0
3	O	0	1	ì
4	0	1	0	0
5	0	1	0	1
6	0	1	1	D
7	0	1	1	1
8.	1	0	0	0
8.	1	- 1	01	1
10	1	0	1 /	0
11	1	0	1	
12	1	1 0	0 0)
13	1.	1	0 0	
13	11	1 1	10	. 1

Shift Kegisteris: The group of Hip Hops can be used to store

a word, which is called "register". A flipflup can store 1-bit information. So, an n-bit regester has a group of n flip-flops and is capable of storing any binary information.

The binary data in a register (an be moved from stage to stage within the register (cr) into (or) out of the register upon application of clack pulse. This type of movement (or) shifting of data in registers are called " Shift Registors".

According to data movement in a register, the various types of shift register wie.


- 1) Serial in Serial Out Register.
- 2) Serial in parallel out Register,
- 3) Parallel in Serial Out Register.
- 4) Paraelle in Paraelle out Registers.
- 1) Serial In Serial Out Shift Register :-The social in and social out data


transmission may be done in two ways: i) shift Left.


Shift Left Mode:

ii) Shift Right.

The diagram for social-in Serial-out shift register.








Parallel In Serial Out (PISO) Shift Register :


Here There we Four input Lines, A3, A2, A1, to for entering, data in parallel into the Register. BH Shift / Load is the Control input which allows the data and the parallely and shift the data socially.



When SHIFF/LOAD is Low parallel input A3 H2 A1 A0 is applied to flipflops.

When Shift/Load is high sorial data shift takes place in the Elip Flops.

Parallel In Parallel Out (PIPO) Shift Register :-



In this type of shift register, input will given to all flip flops at a time i.e., parallel and output also recive parallel (ie all outputs at a time.)