

UNIT IV

Overview



- Instruction Set Processor (ISP)
- Central Processing Unit (CPU)
- A typical computing task consists of a series of steps specified by a sequence of machine instructions that constitute a program.
- An instruction is executed by carrying out a sequence of more rudimentary(basic; minimal) operations.

I. Fundamental Concepts



- Processor fetches one instruction at a time and perform the operation specified.
- Instructions are fetched from successive memory locations until a branch or a jump instruction is encountered.
- Processor keeps track of the address of the memory location containing the next instruction to be fetched using Program Counter (PC).
- Instruction Register (IR)

Executing an Instruction



 Fetch the contents of the memory location pointed to by the PC. The contents of this location are loaded into the IR (fetch phase).

 Assuming that the memory is byte addressable, increment the contents of the PC by 4 (fetch phase).

 Carry out the actions specified by the instruction in the IR (execution phase).

Processor Organization





Datapath

Executing an Instruction



- Transfer a word of data from one processor register to another or to the ALU.
- Perform an arithmetic or a logic operation and store the result in a processor register.
- Fetch the contents of a given memory location and load them into a processor register.
- Store a word of data from a processor register into a given memory location.

Register Transfers






Figure . Input and output gating for the registers in Figure 7.1.

Register Transfers



All operations and data transfers are controlled by the processor clock.

Figure Input and output gating for one register bit.

Performing an Arithmetic or Logic Operation



- The ALU is a combinational circuit that has no internal storage.
- ALU gets the two operands from MUX and bus.
 The result is temporarily stored in register Z.
- What is the sequence of operations to add the contents of register R1 to those of R2 and store the result in R3?
 - 1. R1out, Yin
 - 2. R2out, SelectY, Add, Zin
 - 3. Zout, R3in

Fetching a Word from Memory



Address into MAR; issue Read operation; data into MDR.

Figure Connection and control signals for register MDR.

Fetching a Word from Memory



- The response time of each memory access varies (cache miss, memory-mapped I/O,...).
- To accommodate this, the processor waits until it receives an indication that the requested operation has been completed (Memory-Function-Completed, MFC).
- Move (R1), R2
- MAR ← [R1]
- Start a Read operation on the memory bus
- Wait for the MFC response from the memory
- Load MDR from the memory bus
- R2 ← [MDR]

II. Execution of a Complete Instruction



- Add (R3), R1
- Fetch the instruction
- Fetch the first operand (the contents of the memory location pointed to by R3)
- Perform the addition
- Load the result into R1

Architecture






Figure Input and output gating for the registers in Figure 7.1.

Execution of a Complete Instruction



Add (R3), R1

Execution of Branch Instructions



- A branch instruction replaces the contents of PC with the branch target address, which is usually obtained by adding an offset X given in the branch instruction.
- The offset X is usually the difference between the branch target address and the address immediately following the branch instruction.
- Conditional branch

Execution of Branch Instructions

Step Action



1	PC _{out}	, MAI	₹ _{in} ,	Read, Select4, Add,	Z_{in}
^	7	DC	\	\A/N4E C	

- Z_{out} , PC_{in} , Y_{in} , WMFC
- $3 \, MDR_{out}$, IR_{in}
- 4 Offset-field-of-IR $_{out}$, Add, Z_{in}
- Z_{out} , PC_{in} , End

Figure Control sequence for an unconditional branch instruction.

III. Multiple-Bus Organization



Multiple-Bus Organization



Add R4, R5, R6

Step Action 1 PCout, R=B, MAR in, Read, IncPC 2 WMFC 3 MDRoutB, R=B, IR in 4 R4outA, R5outB, SelectA, Add, R6in, End

Figure :Control sequence for the instruction. Add R4,R5,R6, for the three-bus organization

Quiz

 What is the control sequence for execution of the instruction
 Add R1, R2

including the instruction fetch phase? (Assume single bus architecture)

IV. Hardwired Control



Overview



- To execute instructions, the processor must have some means of generating the control signals needed in the proper sequence.
- Two categories: hardwired control and microprogrammed control
- Hardwired system can operate at high speed; but with little flexibility.

Control Unit Organization






Figure 7.10. Control unit organization.

Detailed Block Description



Generating Z_{in}






Figure 7.12. Generation of the Z_{in} control signal for the processor in Figure 7.1.



Generating End



• End = T_7 • ADD + T_5 • BR + $(T_5$ • N + T_4 • $\overline{N})$ • BRN +...

V. Microprogrammed Control



Overview



- Control signals are generated by a program similar to machine language programs.
- Control Word (CW); microroutine; microinstruction

Overview



Overview

Control store



One function cannot be carried out by this simple organization.

Overview



- The previous organization cannot handle the situation when the control unit is required to check the status of the condition codes or external inputs to choose between alternative courses of action.
- Use conditional branch microinstruction.

Address	Microinstruction
0	PC _{out} , MAR _{in} , Read, Select4, Add, Z _{in}
1	Z_{out} , PC_{in} , Y_{in} , WMFC
2	MDR_out , IR_in
3	Branch to starting address of appropriate microroutine
25	If N=0, then branchto microinstruction 0
26	Offset-field-of-IR $_{\rm out}$, SelectY, Add, Z $_{\rm in}$
27	Z_{out} , PC_{in} , End

Figure Microroutine for the instruction Branch<0.




Figure : Organization of the control unit to allow conditional branching in the microprogram.