
# Digital electronics 1 - 05 counter

# Binary counter

# Table

Time interval	Number of clk periods	Number of clk periods in hex	Number of clk periods in binary
2 ms	200 000	x"3_0d40"	b"0011_0000_1101_0100_0000"
4 ms	400 000	x"6_1A80"	b"0110_0001_1010_1000_0000"
10 ms	1 000 000	x"F_4240"	b"1111_0100_0010_0100_0000"
250 ms	25 000 000	x"17D_7840"	b"0001_0111_1101_0111_1000_0100_0000"
500 ms	50 000 000	x"2FA_F080"	b"0010_1111_1010_1111_0000_1000_0000"
1 sec	100 000 000	x"5F5_E100"	b"0101_1111_0101_1110_0001_0000_0000"

#### Figure connection of push buttons



## Source code of process p\_cnt\_up\_down

```
p_cnt_up_down : process(clk)
    begin
        if rising_edge(clk) then
            if (reset = '1') then
                                                -- Synchronous reset
                s_cnt_local <= (others => '0'); -- Clear all bits
            elsif (en_i = '1') then
                                          -- Test if counter is enabled
```

#### Source code of stimulus process

```
p_stimulus : process
begin
    report "Stimulus process started" severity note;

-- Enable counting
    s_en <= '1';

-- Change counter direction
    s_cnt_up <= '1';
    wait for 380 ns;
    s_cnt_up <= '0';
    wait for 220 ns;

-- Disable counting
    s_en <= '0';

    report "Stimulus process finished" severity note;
    wait;
end process p_stimulus;</pre>
```

#### Source code of reset process

```
p_reset_gen : process
begin
    s_reset <= '0';
    wait for 12 ns;

-- Reset activated
    s_reset <= '1';
    wait for 73 ns;

s_reset <= '0';
    wait;
end process p_reset_gen;</pre>
```

#### Screenshot with simulated time waveforms



#### Source code of source file top.vhd

```
-- Company:
-- Engineer:
-- Create Date: 10.03.2021 13:59:02
-- Design Name:
-- Module Name: top - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity top is
Port (
                       : in STD_LOGIC_VECTOR (1 - 1 downto 0);
           SW
                        : out STD_LOGIC_VECTOR (4 - 1 downto 0);
           LED
                       : out STD_LOGIC_VECTOR (8 - 1 downto 0);
           ΑN
           CA
                       : out STD_LOGIC;
```

```
CB
                       : out STD_LOGIC;
           CC
                       : out STD_LOGIC;
          CD
                       : out STD_LOGIC;
          CE
                      : out STD_LOGIC;
          CF
                       : out STD LOGIC;
           CG
                       : out STD_LOGIC;
          CLK100MHZ : in STD_LOGIC;
           BTNC
                  : in STD_LOGIC
    );
end top;
architecture Behavioral of top is
    -- Internal clock enable
    signal s_en : std_logic;
    -- Internal counter
    signal s_cnt : std_logic_vector(4 - 1 downto 0);
begin
    -- Instance (copy) of clock_enable entity
    clk_en0 : entity work.clock_enable
       generic map(
           g_MAX => 100000000
        )
        port map(
           clk
                 => CLK100MHZ,
           reset => BTNC,
           ce o => s en
        );
    -- Instance (copy) of cnt_up_down entity
    bin_cnt0 : entity work.cnt_up_down
        generic map(
           g_CNT_WIDTH => 4
        port map(
           clk
                   => CLK100MHZ,
           reset
                   => BTNC,
           en_i
                   => s_en,
           cnt_up_i ⇒ SW(0),
           cnt o => s cnt
        );
    -- Display input value on LEDs
    LED(3 downto ∅) <= s_cnt;
    -- Instance (copy) of hex_7seg entity
    hex2seg : entity work.hex_7seg
        port map(
```


```
hex_i => s_cnt,
    seg_o(6) => CA,
    seg_o(5) => CB,
    seg_o(4) => CC,
    seg_o(3) => CD,
    seg_o(2) => CE,
    seg_o(1) => CF,
    seg_o(0) => CG
    );

-- Connect one common anode to 3.3V

AN <= b"1111_1110";

end architecture Behavioral;
```

## Image of the top layer



GitHub repository