INFORME TRABAJO FINAL



Universidad del Cauca

Johan Steven Diaz Paladinez Luis Ángel Pinta Daza Miguel Ángel Mejía Andrade Edison Paul López Riofrio

Presentado a:


Ing. Fulvio Yesid Vivas

Circuitos digitales


Universidad del Cauca
Facultad de Ingeniería Electrónica y Telecomunicaciones
Popayán
2023

SIMULACION Y COMPONENTES


Componente codificador de 4 a 2:




Simulación:




Componente codificador a BCD propuesto por el profesor en clase de 9 a 4:




Simulación:




Comparador de bits a BCD:



Simulación:



MAQUINA DE CONTROL



Simulación:






Diagrama de estados:


(4 estados)





Estado actual		Entrada		Estado futuro		salidas		D1	D0
Q1	Q0	Т	E	Q1+	Q0+	W0	W1	D1	D0
00		0	0	0	0	00		0	0
		0	1	X	X			X	X
		1	1	X	X			X	X
		1	0	0	1			0	1
01		0	0	X	X	01		X	X
		0	1	X	X			X	X
		1	1	X	X			X	X
		1	0	1	1			1	1
11		0	0	X	X	01		X	X
		0	1	X	X			X	X
		1	1	X	X			X	X
		1	0	1	0			1	0
10		0	0	0	0			0	0
		0	1	X	X	11	X	X	
10	U	1	1	X	X	11		X	X
		1	0	X	X			X	X

CIRCUITO FINAL



Simulacion:

