

A UART is implemented in a Multi-Function Serial (MFS) block. The firmware reads incoming characters and echoes them back over the serial line.

Overview

The application implements a UART in an MFS block. On the FM0+ kits the UART is connected to the CMSIS-DAP device, which acts as a bridge from the MCU to a PC-based terminal emulator. The firmware simply reads and echoes characters.

Requirements

Tool: PSoC Creator 4.0

Programming Language: C (GCC 4.9.3)
Associated Parts: All S6E1A parts

Related Hardware: FM0-V48-S6E1A1

Design

The schematic file includes just the MFS component. It is configured to be a UART at 115200 baud and renamed "BridgeUART" as shown below.



The firmware performs following functions:

- 1. Initialize and start the UART
- 2. Read the UART input
- 3. Echo the data to UART output

Design Considerations

Pin Selection

The project includes control files to automatically place the UART IO onto the appropriate pins for the supported kit hardware. To change the pin selections, delete the control file or over-ride the control file selections in the Design Wide Resources Pin Editor.

Baud Rate


Reliable UART communication depends largely on the accuracy of the baud rate. In FM0+ the UART baud rate is generated from the input clock to the MFS block. Because the MFS blocks are on APB1 the input clock is PCLK1. PCLK1 is sourced from the master clock. By default, the master clock is sourced from CLKHC, the device's internal clock. CLKHC runs at 4MHz and has an accuracy of +/- 2%, which is not good enough for higher baud rates.

In order to improve the UART baud rate this project uses CLKMO as the source to the master clock. CLKMO is generated from an external oscillator on the kit and is accurate to 50ppm. In the Clocks Editor (Design-Wide Resources file) CLKMO is enabled and the frequency set to 4MHz. The Master clock is edited to use CLKMO instead of CLKHC. PCLK1 remains a 4MHz clock but with improved accuracy.

The System Clocks editor, shown below, is launched by double-clicking on any system clock in the DWR editor.

1





Hardware Setup

The UART is connected on the FM0+ kit hardware to an on-board CMSIS-DAP module. This enables serial communication to a PC (in addition to programming and debugging of the FM0+ MCU) through a USB cable. Refer to the kit User Guide for details on CMSIS-DAP operation.

Table 1 lists the pin connections required to use this code example on FM0+ kits.

Table 1. List of Pins

Pin	FM0-V48-S6E1A1
BridgeUART:SIN	P21
BridgeUART:SOT	P22

The CLKMO is connected to a 4MHz (50ppm) crystal oscillator.



Components

Table 2 lists the PSoC Creator Components used in this example, as well as the hardware resources used by each.

Table 2. List of PSoC Creator Components

Component	Version	Hardware Resources
PDL_MFS	1.0	MFS block and two pins

Parameter Settings

The "Multi-Function Serial UART" component macro uses mostly default parameter settings, with the following modifications.

Table 3: Component Settings

Tab	Setting	Value
None	Name	BridgeUART
Basic	MFSConfig	UART
UART	u32UartBaudRate	115200
FIFO	u8ByteCount1	0
FIFO	u8ByteCount2	0

Operation

Use a terminal emulator, such as the Cypress Serial Port Viewer and Terminal, to connect to the kit. Be sure to set the baud rate to match the component and connect the program to the emulated serial port. Type characters into the emulator window and the kit echoes them back onto the screen.

Figure 1: Characters echoed to Cypress Serial Port Viewer and Terminal





Related Documents

Table 4 lists relevant application notes, code examples, knowledge base articles, device datasheets, and Component datasheets.

Table 4. Related Documents

PSoC Creator Component Datasheets			
PDL_MFS	Supports UART, I2C, CSIO (SPI) and LIN serial communications (right-click on the component to access)		
Device Documentation			
S6E1A FM0+ S6E1A-Series 5V Robust ARM® Cortex®-M0+ Microcontroller (MCU) Family			
Development Kit (DVK) Documentation			
FM0-V48-S6E1A1 ARM® Cortex®-M0+ FM0+ MCU Evaluation Board			



Document History

Document Title: CE215703 - FM0+ UART Character Echo

Document Number: 002-15703

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	5375232	YFS	07/29/16	New Code Example.
*A	5435898	YFS	9/13/16	Removed support for S6E1C devices. Added table 4 for component parameters. New copyright.
*B	5447488	YFS	9/29/16	Added workspace file.
*C	5775153	YFS	6/15/17	Added search keyword so that user can quickly find Code Examples from the component instance popup menu. Updated logo and copyright date.
*D	5987551	YFS	12/7/17	Removing S6E1B support.
*E	6046933	JETT	2/1/18	Updating version numbers in code example



Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm

Automotive cypress.com/automotive

Clocks & Buffers cypress.com/clocks

Interface cypress.com/interface

Lighting & Power Control cypress.com/powerpsoc

Memory cypress.com/memory
PSoC cypress.com/psoc

Touch Sensing cypress.com/touch

USB Controllers cypress.com/usb

Wireless/RF cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone : 408-943-2600 Fax : 408-943-4730 Website : www.cypress.com

© Cypress Semiconductor Corporation, 2016-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.